
### **ABSOLUTE MAXIMUM RATINGS**

(Note 1)

Input Supply Voltage (V <sub>IN</sub> , $I_{ON}$ )
Boosted Topside Driver Supply Voltage
(BOOST) 42V to -0.3V
SENSE <sup>+</sup> , SW Voltage 36V to -5V
DRV <sub>CC</sub> , EXTV <sub>CC</sub> , (BOOST – SW), FCB,
RUN/SS, PGOOD Voltages 7V to –0.3V
$V_{ON}$ , $V_{RNG}$ Voltages INTV <sub>CC</sub> + 0.3V to -0.3V
I <sub>TH</sub> , V <sub>FB</sub> Voltages 2.7V to -0.3V
TG, BG, INTV <sub>CC</sub> Peak Currents 2A
TG, BG, INTV <sub>CC</sub> RMS Currents 50mA
Operating Ambient Temperature
Range (Note 4) $-40^{\circ}$ C to $85^{\circ}$ C
Junction Temperature (Note 2) 125°C
Storage Temperature Range –65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C





Consult LTC Marketing for parts specified with wider operating temperature ranges.

# **ELECTRICAL CHARACTERISTICS** The • denotes specifications which apply over the full operating

temperature range, otherwise specifications are  $T_A = 25^{\circ}$ C.  $V_{IN} = 15V$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Main Control L	oop						
IQ	Input DC Supply Current Normal Shutdown Supply Current				900 15	2000 30	μΑ μΑ
V <sub>FB</sub>	Feedback Reference Voltage	I <sub>TH</sub> = 1.2V (Note 3)	•	0.594	0.600	0.606	V
$\Delta V_{FB(LINEREG)}$	Feedback Voltage Line Regulation	$V_{IN}$ = 4V to 30V, $I_{TH}$ = 1.2V (Note 3)			0.002		%/V
$\Delta V_{FB(LOADREG)}$	Feedback Voltage Load Regulation	I <sub>TH</sub> = 0.5V to 1.9V (Note 3)			-0.05	-0.3	%
I <sub>FB</sub>	Feedback Pin Input Current				-5	±100	nA
gm(EA)	Error Amplifier Transconductance	I <sub>TH</sub> = 1.2V (Note 3)	•	1.4	1.7	2	mS
V <sub>FCB</sub>	Forced Continuous Threshold		•	0.57	0.6	0.63	V
I <sub>FCB</sub>	Forced Continuous Pin Current	$V_{FCB} = 0.6V$			-1	-2	μA
t <sub>ON</sub>	On-Time	I <sub>ON</sub> = 60μA, V <sub>ON</sub> = 1.5V I <sub>ON</sub> = 60μA, V <sub>ON</sub> = 0V		200	250 110	300	ns ns
t <sub>ON(MIN)</sub>	Minimum On-Time	I <sub>ON</sub> = 180μA, V <sub>ON</sub> = 0V			50	100	ns
t <sub>OFF(MIN)</sub>	Minimum Off-Time	I <sub>ON</sub> = 60μA, V <sub>ON</sub> = 1.5V			250	400	ns
V <sub>SENSE</sub> (MAX)	Maximum Current Sense Threshold V <sub>SENSE</sub> <sup>-</sup> – V <sub>SENSE</sub> <sup>+</sup>	$V_{RNG} = 1V, V_{FB} = 0.56V$ $V_{RNG} = 0V, V_{FB} = 0.56V$ $V_{RNG} = INTV_{CC}, V_{FB} = 0.56V$	•	113 79 158	133 93 186	153 107 214	mV mV mV
V <sub>SENSE</sub> (MIN)	Minimum Current Sense Threshold V <sub>SENSE</sub> <sup>+</sup> – V <sub>SENSE</sub> <sup>-</sup>	$V_{RNG} = 1V, V_{FB} = 0.64V$ $V_{RNG} = 0V, V_{FB} = 0.64V$ $V_{RNG} = INTV_{CC}, V_{FB} = 0.64V$			67 47 93		mV mV mV
$\Delta V_{FB(OV)}$	Output Overvoltage Fault Threshold			7.5	10	12.5	%
$\Delta V_{FB(UV)}$	Output Undervoltage Fault Threshold			340	400	460	mV



**ELECTRICAL CHARACTERISTICS** The • denotes specifications which apply over the full operating temperature range, otherwise specifications are  $T_A = 25^{\circ}C$ .  $V_{IN} = 15V$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>RUN/SS(ON)</sub>	RUN Pin Start Threshold		•	0.8	1.5	2	١
V <sub>RUN/SS(LE)</sub>	RUN Pin Latchoff Enable Threshold	RUN/SS Pin Rising			4	4.5	\ \
V <sub>RUN/SS(LT)</sub>	RUN Pin Latchoff Threshold	RUN/SS Pin Falling			3.5	4.2	V
I <sub>RUN/SS(C)</sub>	Soft-Start Charge Current			-0.5	-1.2	-3	μA
I <sub>RUN/SS(D)</sub>	Soft-Start Discharge Current			0.8	1.8	3	μA
V <sub>IN(UVLO)</sub>	Undervoltage Lockout Threshold	V <sub>IN</sub> Falling	•		3.4	3.9	V
VIN(UVLOR)	Undervoltage Lockout Threshold	V <sub>IN</sub> Rising	•		3.5	4	V
TG R <sub>UP</sub>	TG Driver Pull-Up On Resistance	TG High			2	3	Ω
TG R <sub>DOWN</sub>	TG Driver Pull-Down On Resistance	TG Low			2	3	Ω
BG R <sub>UP</sub>	BG Driver Pull-Up On Resistance	BG High			3	4	Ω
BG R <sub>DOWN</sub>	BG Driver Pull-Down On Resistance	BG Low			1	2	Ω
TG t <sub>r</sub>	TG Rise Time	C <sub>LOAD</sub> = 3300pF			20		ns
TG t <sub>f</sub>	TG Fall Time	C <sub>LOAD</sub> = 3300pF			20		ns
BG t <sub>r</sub>	BG Rise Time	C <sub>LOAD</sub> = 3300pF			20		ns
BG t <sub>f</sub>	BG Fall Time	C <sub>LOAD</sub> = 3300pF			20		ns
Internal V <sub>CC</sub> Reg	ulator						
VINTVCC	Internal V <sub>CC</sub> Voltage	$6V < V_{IN} < 30V, V_{EXTVCC} = 4V$	•	4.7	5	5.3	V
$\Delta V_{LDO(LOADREG)}$	Internal V <sub>CC</sub> Load Regulation	I <sub>CC</sub> = 0mA to 20mA, V <sub>EXTVCC</sub> = 4V			-0.1	±2	%
V <sub>EXTVCC</sub>	EXTV <sub>CC</sub> Switchover Voltage	I <sub>CC</sub> = 20mA, V <sub>EXTVCC</sub> Rising	•	4.5	4.7		V
ΔV <sub>EXTVCC</sub>	EXTV <sub>CC</sub> Switch Drop Voltage	I <sub>CC</sub> = 20mA, V <sub>EXTVCC</sub> = 5V			150	300	m٧
$\Delta V_{EXTVCC(HYS)}$	EXTV <sub>CC</sub> Switchover Hysteresis				200		m∖
PGOOD Output		· · ·					
$\Delta V_{FBH}$	PGOOD Upper Threshold	V <sub>FB</sub> Rising		7.5	10	12.5	%
$\Delta V_{FBL}$	PGOOD Lower Threshold	V <sub>FB</sub> Falling		-7.5	-10	-12.5	%
$\Delta V_{FB(HYS)}$	PGOOD Hysteresis	V <sub>FB</sub> Returning			1	2.5	%
V <sub>PGL</sub>	PGOOD Low Voltage	I <sub>PGOOD</sub> = 5mA			0.15	0.4	V

a device may be impaired.

Note 2:  $T_{\rm J}$  is calculated from the ambient temperature  $T_{\rm A}$  and power dissipation  $P_{\rm D}$  as follows:


LTC3778E:  $T_J = T_A + (P_D \bullet 110^{\circ}C/W)$ 


a specified error amplifier output voltage (I<sub>TH</sub>).


Note 4: The LTC3778E is guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.




### **TYPICAL PERFORMANCE CHARACTERISTICS**









#### Efficiency vs Load Current




#### Efficiency vs Input Voltage



#### Frequency vs Input Voltage




Current Sense Threshold vs  $I_{TH}$  Voltage




# 3778f




Load Regulation










### **TYPICAL PERFORMANCE CHARACTERISTICS**










**Current Limit Foldback** 150 MAXIMUM CURRENT SENSE THRESHOLD (mV) V<sub>RNG</sub> = 1V 125 100 75 50 25 0 0.30 0 0.15 0.45 0.60  $V_{FB}(V)$ 3778 G09











Feedback Reference Voltage vs Temperature






TEMPERATURE (°C)

3778

3778 G13

### **TYPICAL PERFORMANCE CHARACTERISTICS**





3778f

### PIN FUNCTIONS

**RUN/SS (Pin 1):** Run Control and Soft-Start Input. A capacitor to ground at this pin sets the ramp time to full output current (approximately  $3s/\mu F$ ) and the time delay for overcurrent latchoff (see Applications Information). Forcing this pin below 0.8V shuts down the device.

 $V_{ON}$  (Pin 2): On-Time Voltage Input. Voltage trip point for the on-time comparator. Tying this pin to the output voltage makes the on-time proportional to  $V_{OUT}$ . The comparator input defaults to 0.7V when the pin is grounded, 2.4V when the pin is tied to INTV<sub>CC</sub>.

**PGOOD (Pin 3):** Power Good Output. Open drain logic output that is pulled to ground when the output voltage is not within  $\pm 10\%$  of the regulation point.

 $V_{RNG}$  (Pin 4): Sense Voltage Range Input. The voltage at this pin is ten times the nominal sense voltage at maximum output current and can be set from 0.5V to 2V by a resistive divider from INTV<sub>CC</sub>. The nominal sense voltage defaults to 70mV when this pin is tied to ground, 140mV when tied to INTV<sub>CC</sub>.

**I<sub>TH</sub> (Pin 5):** Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. The voltage ranges from 0V to 2.4V with 0.8V corresponding to zero sense voltage (zero current).

**FCB (Pin 6):** Forced Continuous Input. Tie this pin to ground to force continuous synchronous operation at low load, to  $INTV_{CC}$  to enable discontinuous mode operation at low load or to a resistive divider from a secondary output when using a secondary winding.

**SGND (Pin 7):** Signal Ground. All small-signal components and compensation components should connect to this ground, which in turn connects to PGND at one point.

 $I_{ON}$  (Pin 8): On-Time Current Input. Tie a resistor from  $V_{IN}$  to this pin to set the one-shot timer current and thereby set the switching frequency.

 $V_{FB}$  (Pin 9): Error Amplifier Feedback Input. This pin connects the error amplifier input to an external resistive divider from  $V_{OUT}$ .

 $\text{EXTV}_{\text{CC}}$  (Pin 10): External V\_{CC} Input. When  $\text{EXTV}_{\text{CC}}$  exceeds 4.7V, an internal switch connects this pin to  $\text{INTV}_{\text{CC}}$ 

and shuts down the internal regulator so that controller power is drawn from  $\text{EXTV}_{\text{CC}}$ . Do not exceed 7V at this pin and ensure that  $\text{EXTV}_{\text{CC}} < \text{V}_{\text{IN}}$ .

 $V_{IN}$  (Pin 11): Main Input Supply. Decouple this pin to SGND with an RC filter (1 $\Omega$ , 0.1 $\mu$ F).

**INTV<sub>CC</sub> (Pin 12):** Internal 5V Regulator Output. The internal control circuits are powered from this voltage. Decouple this pin to power ground with a minimum of  $1\mu$ F low ESR tantalum or ceramic capacitor.

**DRV<sub>CC</sub> (Pin 13):** Voltage Supply to Bottom Gate Driver. Normally connected to the INTV<sub>CC</sub> pin through a decoupling RC filter ( $1\Omega$ ,  $0.1\mu$ F). Decouple this pin to power ground with a minimum of  $4.7\mu$ F low ESR tantalum or ceramic capacitor. Do not exceed 7V at this pin.

**BG (Pin 14):** Bottom Gate Drive. Drives the gate of the bottom N-channel MOSFET between ground and DRV<sub>CC</sub>.

**PGND (Pin 15):** Power Ground. Connect this pin closely to the source of the bottom N-channel MOSFET or to the bottom of the sense resistor when used, the (–) terminal of  $C_{VCC}$  and the (–) terminal of  $C_{IN}$ .

**SENSE<sup>-</sup> (Pin 16):** Current Sense Comparator Input. The (–) input to the current comparator is used to accurately Kelvin sense the bottom side of the sense resistor or MOSFET.

**SENSE<sup>+</sup> (Pin 17):** Current Sense Comparator Input. The (+) input to the current comparator is normally connected to the SW node unless using a sense resistor (See Applications Information).


**SW (Pin 18):** Switch Node. The (–) terminal of the bootstrap capacitor  $C_B$  connects here. This pin swings from a diode voltage drop below ground up to  $V_{IN}$ .

**TG (Pin 19):** Top Gate Drive. Drives the top N-channel MOSFET with a voltage swing equal to  $DRV_{CC}$  superimposed on the switch node voltage SW.

**BOOST (Pin 20):** Boosted Floating Driver Supply. The (+) terminal of the bootstrap capacitor  $C_B$  connects here. This pin swings from a diode voltage drop below  $DRV_{CC}$  up to  $V_{IN} + DRV_{CC}$ .



### FUNCTIONAL DIAGRAM





### OPERATION

#### **Main Control Loop**

The LTC3778 is a current mode controller for DC/DC step-down converters. In normal operation, the top MOSFET is turned on for a fixed interval determined by a one-shot timer OST. When the top MOSFET is turned off, the bottom MOSFET is turned on until the current comparator I<sub>CMP</sub> trips, restarting the one-shot timer and initiating the next cycle. Inductor current is determined by sensing the voltage between the SENSE<sup>-</sup> and SENSE<sup>+</sup> pins. The voltage on the  $I_{TH}$  pin sets the comparator threshold corresponding to inductor valley current. The error amplifier EA adjusts this voltage by comparing the feedback signal V<sub>FB</sub> from the output voltage with an internal 0.6V reference. If the load current increases, it causes a drop in the feedback voltage relative to the reference. The  $I_{TH}$  voltage then rises until the average inductor current again matches the load current.

At low load currents, the inductor current can drop to zero and become negative. This is detected by current reversal comparator  $I_{REV}$  which then shuts off M2, resulting in discontinuous operation. Both switches will remain off with the output capacitor supplying the load current until the  $I_{TH}$  voltage rises above the zero current level (0.8V) to initiate another cycle. Discontinuous mode operation is disabled by comparator F when the FCB pin is brought below 0.6V, forcing continuous synchronous operation.

The operating frequency is determined implicitly by the top MOSFET on-time and the duty cycle required to maintain regulation. The one-shot timer generates an on-time that is proportional to the ideal duty cycle, thus holding frequency approximately constant with changes in  $V_{IN}$  and  $V_{OUT}$ . The nominal frequency can be adjusted with an external resistor  $R_{ON}$ .

Overvoltage and undervoltage comparators OV and UV pull the PGOOD output low if the output feedback voltage exits a  $\pm 10\%$  window around the regulation point.

Furthermore, in an overvoltage condition, M1 is turned off and M2 is turned on and held on until the overvoltage condition clears.

Foldback current limiting is provided if the output is shorted to ground. As  $V_{FB}$  drops, the buffered current threshold voltage  $I_{THB}$  is pulled down by clamp Q3 to a 1V level set by Q4 and Q6. This reduces the inductor valley current level to one sixth of its maximum value as  $V_{FB}$  approaches 0V.

Pulling the RUN/SS pin low forces the controller into its shutdown state, turning off both M1 and M2. Releasing the pin allows an internal  $1.2\mu$ A current source to charge up an external soft-start capacitor C<sub>SS</sub>. When this voltage reaches 1.5V, the controller turns on and begins switching, but with the I<sub>TH</sub> voltage clamped at approximately 0.6V below the RUN/SS voltage. As C<sub>SS</sub> continues to charge, the soft-start current limit is removed.

#### EXTV<sub>CC</sub>/INTV<sub>CC</sub>/DRV<sub>CC</sub> Power

Power for the top and bottom MOSFET drivers is derived from DRV<sub>CC</sub> and most of the internal controller circuitry is powered from the INTV<sub>CC</sub> pin. The top MOSFET driver is powered from a floating bootstrap capacitor C<sub>B</sub>. This capacitor is recharged from DRV<sub>CC</sub> through an external Schottky diode  $D_B$  when the top MOSFET is turned off. When the EXTV<sub>CC</sub> pin is grounded, an internal 5V low dropout regulator supplies the  $INTV_{CC}$  power from  $V_{IN}$ . If EXTV<sub>CC</sub> rises above 4.7V, the internal regulator is turned off, and an internal switch connects  $EXTV_{CC}$  to  $INTV_{CC}$ . This allows a high efficiency source connected to  $EXTV_{CC}$ , such as an external 5V supply or a secondary output from the converter, to provide the  $INTV_{CC}$  power. Voltages up to 7V can be applied to DRV<sub>CC</sub> for additional gate drive. If the input voltage is low and INTV<sub>CC</sub> drops below 3.5V, undervoltage lockout circuitry prevents the power switches from turning on.



The basic LTC3778 application circuit is shown in Figure 1. External component selection is primarily determined by the maximum load current and begins with the selection of the sense resistance and power MOSFET switches. The LTC3778 can use either a sense resistor or the on-resistance of the synchronous power MOSFET for determining the inductor current. The desired amount of ripple current and operating frequency largely determines the inductor value. Finally,  $C_{IN}$  is selected for its ability to handle the large RMS current into the converter and  $C_{OUT}$  is chosen with low enough ESR to meet the output voltage ripple and transient specification.

#### Maximum Sense Voltage and $V_{\mbox{RNG}}$ Pin

Inductor current is determined by measuring the voltage across a sense resistance that appears between the SENSE<sup>-</sup> and SENSE<sup>+</sup> pins. The maximum sense voltage is set by the voltage applied to the  $V_{RNG}$  pin and is equal to approximately (0.133) $V_{RNG}$ . The current mode control loop will not allow the inductor current valleys to exceed (0.133) $V_{RNG}/R_{SENSE}$ . In practice, one should allow some margin for variations in the LTC3778 and external component values and a good guide for selecting the sense resistance is:

$$R_{\text{SENSE}} = \frac{V_{\text{RNG}}}{10 \bullet I_{\text{OUT}(\text{MAX})}}$$

An external resistive divider from  $INTV_{CC}$  can be used to set the voltage of the  $V_{RNG}$  pin between 0.5V and 2V resulting in nominal sense voltages of 50mV to 200mV. Additionally, the  $V_{RNG}$  pin can be tied to SGND or  $INTV_{CC}$ in which case the nominal sense voltage defaults to 70mV or 140mV, respectively. The maximum allowed sense voltage is about 1.33 times this nominal value.

#### Connecting the SENSE<sup>+</sup> and SENSE<sup>-</sup> Pins

The LTC3778 can be used with or without a sense resistor. When using a sense resistor, it is placed between the source of the bottom MOSFET, M2, and PGND. Connect the SENSE<sup>+</sup> and SENSE<sup>-</sup> pins to the top and bottom of the sense resistor. Using a sense resistor provides a well defined current limit, but adds cost and reduces efficiency. Alternatively, one can eliminate the sense resistor and use the bottom MOSFET as the current sense element by simply connecting the SENSE<sup>+</sup> pin to the SW pin and SENSE<sup>-</sup> pin to PGND. This improves efficiency, but one must carefully choose the MOSFET on-resistance as discussed below.

#### **Power MOSFET Selection**

The LTC3778 requires two external N-channel power MOSFETs, one for the top (main) switch and one for the bottom (synchronous) switch. Important parameters for the power MOSFETs are the breakdown voltage  $V_{(BR)DSS}$ , threshold voltage  $V_{(GS)TH}$ , on-resistance  $R_{DS(ON)}$ , reverse transfer capacitance  $C_{RSS}$  and maximum current  $I_{DS(MAX)}$ .

The gate drive voltage is set by the 5V INTV<sub>CC</sub> and DRV<sub>CC</sub> supplies. Consequently, logic-level threshold MOSFETs must be used in LTC3778 applications. If the input voltage or DRV<sub>CC</sub> voltage is expected to drop below 5V, then sublogic level threshold MOSFETs should be considered.

When the bottom MOSFET is used as the current sense element, particular attention must be paid to its on-resistance. MOSFET on-resistance is typically specified with a maximum value  $R_{DS(ON)(MAX)}$  at 25°C. In this case, additional margin is required to accommodate the rise in MOSFET on-resistance with temperature:

$$R_{DS(ON)(MAX)} = \frac{R_{SENSE}}{\rho_{T}}$$



The  $\rho_T$  term is a normalization factor (unity at 25°C) accounting for the significant variation in on-resistance with temperature, typically about 0.4%/°C as shown in Figure 2. For a maximum junction temperature of 100°C, using a value  $\rho_T = 1.3$  is reasonable.




Figure 2. R<sub>DS(ON)</sub> vs. Temperature

The power dissipated by the top and bottom MOSFETs strongly depends upon their respective duty cycles and the load current. When the LTC3778 is operating in continuous mode, the duty cycles for the MOSFETs are:

$$D_{TOP} = \frac{V_{OUT}}{V_{IN}}$$
$$D_{BOT} = \frac{V_{IN} - V_{OUT}}{V_{IN}}$$

The resulting power dissipation in the MOSFETs at maximum output current are:

$$P_{TOP} = D_{TOP} I_{OUT(MAX)}^2 \rho_{T(TOP)} R_{DS(ON)(MAX)}$$
  
+ k V<sub>IN</sub><sup>2</sup> I<sub>OUT(MAX)</sub> C<sub>RSS</sub> f

 $P_{BOT} = D_{BOT} I_{OUT(MAX)}^2 \rho_{T(BOT)} R_{DS(ON)(MAX)}$ 

Both MOSFETs have  $I^2R$  losses and the top MOSFET includes an additional term for transition losses, which are largest at high input voltages. The constant k =  $1.7A^{-1}$  can be used to estimate the amount of transition loss. The bottom MOSFET losses are greatest when the bottom duty cycle is near 100%, during a short-circuit or at high input voltage.

#### **Operating Frequency**

The choice of operating frequency is a tradeoff between efficiency and component size. Low frequency operation improves efficiency by reducing MOSFET switching losses but requires larger inductance and/or capacitance in order to maintain low output ripple voltage.

The operating frequency of LTC3778 applications is determined implicitly by the one-shot timer that controls the on-time  $t_{ON}$  of the top MOSFET switch. The on-time is set by the current into the  $I_{ON}$  pin and the voltage at the  $V_{ON}$  pin according to:

$$t_{ON} = \frac{V_{VON}}{I_{ION}} (10 \text{pF})$$

Tying a resistor  $R_{ON}$  from  $V_{IN}$  to the  $I_{ON}$  pin yields an ontime inversely proportional to  $V_{IN}$ . For a step-down converter, this results in approximately constant frequency operation as the input supply varies:

$$f = \frac{V_{OUT}}{(V_{VON}) R_{ON}(10 pF)} [Hz]$$

To hold frequency constant during output voltage changes, tie the V<sub>ON</sub> pin to V<sub>OUT</sub>. The V<sub>ON</sub> pin has internal clamps that limit its input to the one-shot timer. If the pin is tied below 0.7V, the input to the one-shot is clamped at 0.7V. Similarly, if the pin is tied above 2.4V, the input is clamped at 2.4V. If output is above 2.4V, use a resistive divider from V<sub>OUT</sub> to V<sub>ON</sub> pin.


Because the voltage at the I<sub>ON</sub> pin is about 0.7V, the current into this pin is not exactly inversely proportional to V<sub>IN</sub>, especially in applications with lower input voltages. To correct for this error, an additional resistor R<sub>ON2</sub> connected from the I<sub>ON</sub> pin to the 5V INTV<sub>CC</sub> supply will further stabilize the frequency.

$$\mathsf{R}_{\mathsf{ON2}} = \frac{5\mathsf{V}}{0.7\mathsf{V}}\mathsf{R}_{\mathsf{ON}}$$

Changes in the load current magnitude will also cause frequency shift. Parasitic resistance in the MOSFET switches and inductor reduce the effective voltage across the inductance, resulting in increased duty cycle as the



load current increases. By lengthening the on-time slightly as current increases, constant frequency operation can be maintained. This is accomplished with a resistive divider from the  $I_{TH}$  pin to the  $V_{ON}$  pin and  $V_{OUT}$ . The values required will depend on the parasitic resistances in the specific application. A good starting point is to feed about 25% of the voltage change at the  $I_{TH}$  pin to the  $V_{ON}$  pin as shown in Figure 3a. Place capacitance on the  $V_{ON}$  pin to filter out the  $I_{TH}$  variations at the switching frequency. The resistor load on  $I_{TH}$  reduces the DC gain of the error amp and degrades load regulation, which can be avoided by using the PNP emitter follower of Figure 3b.



(3b)

Figure 3. Correcting Frequency Shift with Load Current Changes


### Inductor Selection

Given the desired input and output voltages, the inductor value and operating frequency determine the ripple current:

$$\Delta I_{L} = \left(\frac{V_{OUT}}{f L}\right) \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Lower ripple current reduces core losses in the inductor, ESR losses in the output capacitors and output voltage ripple. Highest efficiency operation is obtained at low frequency with small ripple current. However, achieving this requires a large inductor. There is a tradeoff between component size, efficiency and operating frequency.

A reasonable starting point is to choose a ripple current that is about 40% of  $I_{OUT(MAX)}$ . The largest ripple current occurs at the highest  $V_{IN}$ . To guarantee that ripple current does not exceed a specified maximum, the inductance should be chosen according to:



Once the value for L is known, the type of inductor must be selected. A variety of inductors designed for high current, low voltage applications are available from manufacturers such as Sumida, Panasonic, Coiltronics, Coilcraft and Toko.

### Schottky Diode D1 Selection

The Schottky diode D1 shown in Figure 1 conducts during the dead time between the conduction of the power MOSFET switches. It is intended to prevent the body diode of the bottom MOSFET from turning on and storing charge during the dead time, which can cause a modest (about 1%) efficiency loss. The diode can be rated for about one half to one fifth of the full load current since it is on for only a fraction of the duty cycle. In order for the diode to be effective, the inductance between it and the bottom MOS-FET must be as small as possible, mandating that these components be placed adjacently. The diode can be omitted if the efficiency loss is tolerable.

### $C_{\text{IN}}$ and $C_{\text{OUT}}$ Selection

The input capacitance  $C_{IN}$  is required to filter the square wave current at the drain of the top MOSFET. Use a low ESR capacitor sized to handle the maximum RMS current.

$$I_{\rm RMS} \cong I_{\rm OUT(MAX)} \frac{V_{\rm OUT}}{V_{\rm IN}} \sqrt{\frac{V_{\rm IN}}{V_{\rm OUT}} - 1}$$

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT(MAX)}/2$ . This simple worst-case condition is



commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to derate the capacitor.

The selection of C<sub>OUT</sub> is primarily determined by the ESR required to minimize voltage ripple and load step transients. The output ripple  $\Delta V_{OUT}$  is approximately bounded by:

$$\Delta V_{\text{OUT}} \le \Delta I_{\text{L}} \left( \text{ESR} + \frac{1}{8 \text{fC}_{\text{OUT}}} \right)$$

Since  $\Delta I_{L}$  increases with input voltage, the output ripple is highest at maximum input voltage. Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering and has the necessary RMS current rating.

Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, POSCAP aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR, but can be used in cost-sensitive applications providing that consideration is given to ripple current ratings and long term reliability. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can also lead to significant ringing. When used as input capacitors, care must be taken to ensure that ringing from inrush currents and switching does not pose an overvoltage hazard to the power switches and controller. When necessary, adding a small  $5\mu$ F to  $50\mu$ F aluminum electrolytic capacitor with an ESR in the range of  $0.5\Omega$  to  $2\Omega$  dampens input voltage transients. High performance through-hole capacitors may also be used, but an additional ceramic capacitor in parallel is recommended to reduce the effect of their lead inductance.

#### Top MOSFET Driver Supply $(C_B, D_B)$

An external bootstrap capacitor C<sub>B</sub> connected to the BOOST pin supplies the gate drive voltage for the topside MOSFET. This capacitor is charged through diode D<sub>B</sub> from DRV<sub>CC</sub> when the switch node is low. When the top MOSFET turns on, the switch node rises to V<sub>IN</sub> and the BOOST pin rises to approximately V<sub>IN</sub> + DRV<sub>CC</sub>. The boost capacitor needs to store about 100 times the gate charge required by the top MOSFET. In most applications a 0.1µF to 0.47µF, X5R or X7R dielectric ceramic capacitor is adequate.

#### **Discontinuous Mode Operation and FCB Pin**

The FCB pin determines whether the bottom MOSFET remains on when current reverses in the inductor. Tying this pin above its 0.6V threshold enables discontinuous operation where the bottom MOSFET turns off when inductor current reverses. The load current at which inductor current reverses and discontinuous operation begins depends on the amplitude of the inductor ripple current and will vary with changes in V<sub>IN</sub>. Tying the FCB pin below the 0.6V threshold forces continuous synchronous operation, allowing current to reverse at light loads and maintaining high frequency operation.

In addition to providing a logic input to force continuous operation, the FCB pin provides a means to maintain a flyback winding output when the primary is operating in discontinuous mode. The secondary output  $V_{OUT2}$  is normally set as shown in Figure 4 by the turns ratio N of the transformer. However, if the controller goes into discontinuous mode and halts switching due to a light primary load current, then  $V_{OUT2}$  will droop. An external resistor divider from  $V_{OUT2}$  to the FCB pin sets a minimum voltage  $V_{OUT2(MIN)}$  below which continuous operation is forced until  $V_{OUT2}$  has risen above its minimum.

$$V_{\text{OUT2(MIN)}} = 0.8V \left(1 + \frac{\text{R4}}{\text{R3}}\right)$$






Figure 4. Secondary Output Loop and  $\ensuremath{\mathsf{EXTV}_{\mathsf{CC}}}$  Connection

#### Fault Conditions: Current Limit and Foldback

The maximum inductor current is inherently limited in a current mode controller by the maximum sense voltage. In the LTC3778, the maximum sense voltage is controlled by the voltage on the  $V_{RNG}$  pin. With valley current control, the maximum sense voltage and the sense resistance determine the maximum allowed inductor valley current. The corresponding output current limit is:

$$I_{\text{LIMIT}} = \frac{V_{\text{SNS}(\text{MAX})}}{(R_{\text{DS}(\text{ON})} \ \rho_{\text{T}})^{*}} + \frac{1}{2} \Delta I_{\text{L}}$$

The current limit value should be checked to ensure that  $I_{\text{LIMIT}(\text{MIN})} > I_{\text{OUT}(\text{MAX})}$ . The minimum value of current limit generally occurs with the lowest  $V_{\text{IN}}$  at the highest ambient temperature. Note that it is important to check for self-consistency between the assumed MOSFET junction temperature and the resulting value of  $I_{\text{LIMIT}}$  which heats the MOSFET switches.

Caution should be used when setting the current limit based upon the  $R_{DS(ON)}$  of the MOSFETs. The maximum current limit is determined by the minimum MOSFET onresistance. Data sheets typically specify nominal and maximum values for  $R_{DS(ON)}$ , but not a minimum. A reasonable assumption is that the minimum  $R_{DS(ON)}$  lies the same amount below the typical value as the maximum lies above it. Consult the MOSFET manufacturer for further guidelines.

To further limit current in the event of a short circuit to ground, the LTC3778 includes foldback current limiting. If the output falls by more than 50%, then the maximum sense voltage is progressively lowered to about one sixth of its full value.

#### **Minimum Off-time and Dropout Operation**

The minimum off-time  $t_{OFF(MIN)}$  is the smallest amount of time that the LTC3778 is capable of turning on the bottom MOSFET, tripping the current comparator and turning the MOSFET back off. This time is generally about 250ns. The minimum off-time limit imposes a maximum duty cycle of  $t_{ON}/(t_{ON} + t_{OFF(MIN)})$ . If the maximum duty cycle is reached, due to a dropping input voltage for example, then the output will drop out of regulation. The minimum input voltage to avoid dropout is:

$$V_{\text{IN(MIN)}} = V_{\text{OUT}} \frac{t_{\text{ON}} + t_{\text{OFF(MIN)}}}{t_{\text{ON}}}$$

#### INTV<sub>CC</sub> Regulator

An internal P-channel low dropout regulator produces the 5V supply that powers the drivers and internal circuitry within the LTC3778. The  $INTV_{CC}$  pin can supply up to 50mA RMS and must be bypassed to ground with a minimum of 4.7µF tantalum or other low ESR capacitor. Good bypassing is necessary to supply the high transient currents required by the MOSFET gate drivers. Applications using large MOSFETs with a high input voltage and high frequency of operation may cause the LTC3778 to exceed its maximum junction temperature rating or RMS current rating. Most of the supply current drives the MOSFET gates unless an external EXTV<sub>CC</sub> source is used. In continuous mode operation, this current is  $I_{GATECHG}$  =  $f(Q_{g(TOP)} + Q_{g(BOT)})$ . The junction temperature can be estimated from the equations given in Note 2 of the Electrical Characteristics. For example, the LTC3778EF is limited to less than 15mA from a 30V supply:

 $T_J = 70^{\circ}C + (15mA)(30V)(110^{\circ}C/W) = 120^{\circ}C$ 

For larger currents, consider using an external supply with the  $\mathsf{DRV}_{\mathsf{CC}}$  pin.

\*Use  $\mathsf{R}_{\mathsf{SENSE}}$  value here if a sense resistor is connected between  $\mathsf{SENSE}^+$  and  $\mathsf{SENSE}^-$ 



#### EXTV<sub>CC</sub> Connection

The EXTV<sub>CC</sub> pin can be used to provide MOSFET gate drive and control power from the output or another external source during normal operation. Whenever the EXTV<sub>CC</sub> pin is above 4.7V the internal 5V regulator is shut off and an internal 50mA P-channel switch connects the EXTV<sub>CC</sub> pin to INTV<sub>CC</sub>. INTV<sub>CC</sub> power is supplied from EXTV<sub>CC</sub> until this pin drops below 4.5V. Do not apply more than 7V to the EXTV<sub>CC</sub> pin and ensure that EXTV<sub>CC</sub>  $\leq$  V<sub>IN</sub>. The following list summarizes the possible connections for EXTV<sub>CC</sub>:

1. EXTV<sub>CC</sub> grounded. INTV<sub>CC</sub> is always powered from the internal 5V regulator.

2. EXTV<sub>CC</sub> connected to an external supply. A high efficiency supply compatible with the MOSFET gate drive requirements (typically 5V) can improve overall efficiency.

3. EXTV<sub>CC</sub> connected to an output derived boost network. The low voltage output can be boosted using a charge pump or flyback winding to greater than 4.7V. The system will start-up using the internal linear regulator until the boosted output supply is available.

#### **External Gate Drive Buffers**

The LTC3778 drivers are adequate for driving up to about 60nC into MOSFET switches with RMS currents of 50mA. Applications with larger MOSFET switches or operating at frequencies requiring greater RMS currents will benefit from using external gate drive buffers such as the LTC1693. Alternately, the external buffer circuit shown in Figure 5 can be used. Note that the bipolar devices reduce the signal swing at the MOSFET gate, and benefit from an increased EXTV<sub>CC</sub> voltage of about 6V.




Figure 5. Optional External Gate Driver

#### Soft-Start and Latchoff with the RUN/SS Pin

The RUN/SS pin provides a means to shut down the LTC3778 as well as a timer for soft-start and overcurrent latchoff. Pulling the RUN/SS pin below 0.8V puts the LTC3778 into a low quiescent current shutdown ( $I_Q < 30\mu A$ ). Releasing the pin allows an internal 1.2 $\mu A$  current source to charge up the external timing capacitor C<sub>SS</sub>. If RUN/SS has been pulled all the way to ground, there is a delay before starting of about:

$$t_{DELAY} = \frac{1.5V}{1.2\mu A} C_{SS} = (1.3s/\mu F)C_{SS}$$

When the voltage on RUN/SS reaches 1.5V, the LTC3778 begins operating with a clamp on  $I_{TH}$  of approximately 0.9V. As the RUN/SS voltage rises to 3V, the clamp on  $I_{TH}$  is raised until its full 2.4V range is available. This takes an additional 1.3s/µF, during which the load current is folded back until the output reaches 50% of its final value. The pin can be driven from logic as shown in Figure 6. Diode D1 reduces the start delay while allowing C<sub>SS</sub> to charge up slowly for the soft-start function.

After the controller has been started and given adequate time to charge up the output capacitor,  $C_{SS}$  is used as a short-circuit timer. After the RUN/SS pin charges above 4V, if the output voltage falls below 75% of its regulated value, then a short-circuit fault is assumed. A 1.8µA current then begins discharging  $C_{SS}$ . If the fault condition persists until the RUN/SS pin drops to 3.5V, then the controller turns off both power MOSFETs, shutting down the converter permanently. The RUN/SS pin must be actively pulled down to ground in order to restart operation.

The overcurrent protection timer requires that the softstart timing capacitor  $C_{SS}$  be made large enough to guarantee that the output is in regulation by the time  $C_{SS}$  has reached the 4V threshold. In general, this will depend upon the size of the output capacitance, output voltage and load current characteristic. A minimum soft-start capacitor can be estimated from:

 $C_{SS} > C_{OUT} \ V_{OUT} \ R_{SENSE} \ (10^{-4} \ [F/V \ s])$  Generally 0.1µF is more than sufficient.

Overcurrent latchoff operation is not always needed or desired. Load current is already limited during a shortcircuit by the current foldback circuitry and latchoff operation can prove annoying during troubleshooting. The feature can be overridden by adding a pull-up current greater than  $5\mu$ A to the RUN/SS pin. The additional current prevents the discharge of C<sub>SS</sub> during a fault and also shortens the soft-start period. Using a resistor to V<sub>IN</sub> as shown in Figure 6a is simple, but slightly increases shutdown current. Connecting a resistor to INTV<sub>CC</sub> as shown in Figure 6b eliminates the additional shutdown current, but requires a diode to isolate C<sub>SS</sub>. Any pull-up network must be able to maintain RUN/SS above the 4V maximum latch-off threshold and overcome the  $4\mu$ A maximum discharge current.




Figure 6. RUN/SS Pin Interfacing with Latchoff Defeated

### Efficiency Considerations

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Although all dissipative elements in the circuit produce losses, four main sources account for most of the losses in LTC3778 circuits:

1. DC I<sup>2</sup>R losses. These arise from the resistances of the sense resistor, MOSFETs, inductor and PC board traces and cause the efficiency to drop at high output currents. In continuous mode the average output current flows through L, but is chopped between the top and bottom MOSFETs. If the two MOSFETs have approximately the same  $R_{DS(ON)}$ , then the resistance of one MOSFET can simply be summed

with the resistances of L and the board traces to obtain the DC I<sup>2</sup>R loss. For example, if  $R_{DS(0N)} = 0.01\Omega$  and  $R_L = 0.005\Omega$ , the loss will range from 15mW to 1.5W as the output current varies from 1A to 10A for a 1.5V output.

2. Transition loss. This loss arises from the brief amount of time the top MOSFET spends in the saturated region during switch node transitions. It depends upon the input voltage, load current, driver strength and MOSFET capacitance, among other factors. The loss is significant at input voltages above 20V and can be estimated from:

Transition Loss  $\cong$  (1.7A<sup>-1</sup>) V<sub>IN</sub><sup>2</sup> I<sub>OUT</sub> C<sub>RSS</sub> f

3. INTV<sub>CC</sub> current. This is the sum of the MOSFET driver and control currents. This loss can be reduced by supplying INTV<sub>CC</sub> current through the  $EXTV_{CC}$  pin from a high efficiency source, such as an output derived boost network or alternate supply if available.

4.  $C_{IN}$  loss. The input capacitor has the difficult job of filtering the large RMS input current to the regulator. It must have a very low ESR to minimize the AC I<sup>2</sup>R loss and sufficient capacitance to prevent the RMS current from causing additional upstream losses in fuses or batteries.

Other losses, including  $C_{OUT}$  ESR loss, Schottky diode D1 conduction loss during dead time and inductor core loss generally account for less than 2% additional loss.

When making adjustments to improve efficiency, the input current is the best indicator of changes in efficiency. If you make a change and the input current decreases, then the efficiency has increased. If there is no change in input current, then there is no change in efficiency.

### **Checking Transient Response**

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs,  $V_{OUT}$  immediately shifts by an amount equal to  $\Delta I_{LOAD}$  (ESR), where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{LOAD}$  also begins to charge or discharge  $C_{OUT}$  generating a feedback error signal used by the regulator to return  $V_{OUT}$  to its steady-state value.



During this recovery time,  $V_{OUT}$  can be monitored for overshoot or ringing that would indicate a stability problem. The I<sub>TH</sub> pin external components shown in Figure 7 will provide adequate compensation for most applications. For a detailed explanation of switching control loop theory see Linear Technology Application Note 76.

#### **Design Example**

As a design example, take a supply with the following specifications:  $V_{IN} = 7V \text{ to } 28V (15V \text{ nominal}), V_{OUT} = 2.5V \pm 5\%$ ,  $I_{OUT(MAX)} = 10A$ , f = 250kHz. First, calculate the timing resistor with  $V_{ON} = V_{OUT}$ :

$$\mathsf{R}_{\mathsf{ON}} = \frac{1}{\left(250\mathsf{kHz}\right)\left(10\mathsf{pF}\right)} = 400\mathsf{k}\Omega$$

and choose the inductor for about 40% ripple current at the maximum  $V_{\mbox{\scriptsize IN}}$ 

$$L = \frac{2.5V}{(250kHz)(0.4)(10A)} \left(1 - \frac{2.5V}{28V}\right) = 2.3\mu H$$

Selecting a standard value of  $1.8\mu H$  results in a maximum ripple current of:

$$\Delta I_{L} = \frac{2.5V}{(250kHz)(1.8\mu H)} \left( 1 - \frac{2.5V}{28V} \right) = 5.1A$$

Next, choose the synchronous MOSFET switch. Choosing a Si4874 ( $R_{DS(ON)} = 0.0083\Omega$  (NOM)  $0.010\Omega$  (MAX),  $\theta_{JA} = 40^{\circ}$ C/W) yields a nominal sense voltage of:

 $V_{SNS(NOM)} = (10A)(1.3)(0.0083\Omega) = 108mV$ 

Tying V<sub>RNG</sub> to 1.1V will set the current sense voltage range for a nominal value of 110mV with current limit occurring at 146mV. To check if the current limit is acceptable, assume a junction temperature of about 80°C above a 70°C ambient with  $\rho_{150^{\circ}C} = 1.5$ :

$$I_{LIMIT} \ge \frac{146mV}{\left(1.5\right)\!\left(0.010\Omega\right)} + \frac{1}{2}\!\left(5.1A\right) = 12A$$

and double check the assumed  $T_J$  in the MOSFET:

$$P_{BOT} = \frac{28V - 2.5V}{28V} (12A)^2 (1.5) (0.010\Omega) = 1.97 W$$
  
T<sub>J</sub> = 70°C + (1.97W)(40°C/W) = 149°C

Because the top MOSFET is on for such a short time, an Si4884  $R_{DS(ON)(MAX)} = 0.0165\Omega$ ,  $C_{RSS} = 100$  pF will be sufficient. Checking its power dissipation at current limit with  $\rho_{100^\circ C} = 1.4$ :

$$P_{\text{TOP}} = \frac{2.5\text{V}}{28\text{V}} (12\text{A})^2 (1.4) (0.0165\Omega) + (1.7) (28\text{V})^2 (12\text{A}) (100\text{pF}) (250\text{kHz}) = 0.30\text{W} + 0.40\text{W} = 0.7\text{W}$$

$$T_J = 70^{\circ}C + (0.7W)(40^{\circ}C/W) = 98^{\circ}C$$

The junction temperatures will be significantly less at nominal current, but this analysis shows that careful attention to heat sinking will be necessary in this circuit.

 $C_{IN}$  is chosen for an RMS current rating of about 5A at 85°C. The output capacitors are chosen for a low ESR of 0.013 $\Omega$  to minimize output voltage changes due to inductor ripple current and load steps. The ripple voltage will be only:


$$\Delta V_{OUT(RIPPLE)} = \Delta I_{L(MAX)} (ESR)$$
  
= (5.1A) (0.013 $\Omega$ ) = 66mV

However, a 0A to 10A load step will cause an output change of up to:

$$\Delta V_{OUT(STEP)} = \Delta I_{LOAD} (ESR) = (10A) (0.013\Omega) = 130 \text{mV}$$

An optional  $22\mu$ F ceramic output capacitor is included to minimize the effect of ESL in the output ripple. The complete circuit is shown in Figure 7.





C<sub>OUT1-2</sub>: CORNELL DUBILIER ESRE181E04B L1: SUMIDA CEP125-1R8MC-H

Figure 7. Design Example: 2.5V/10A at 250kHz

#### Active Voltage Positioning

Active voltage positioning (also termed load "deregulation" or droop) describes a technique where the output voltage varies with load in a controlled manner. It is useful in applications where rapid load steps are the main cause of error in the output voltage. By positioning the output voltage at or above the regulation point at zero load, and below the regulation point at full load, one can use more of the error budget for the load step. This allows one to reduce the number of output capacitors by relaxing the ESR requirement.

For example, in a 20A application, six  $0.015\Omega$  capacitors are required in parallel to keep the output voltage within a 100mV tolerance:

$$\pm 20A\left(\frac{1}{6}\right)(0.015\Omega) = \pm 50\text{mV} = 100\text{mV}$$

Using active voltage positioning, the same specification can be met with only **three** capacitors. In this case, the load step will cause an output voltage change of:

$$\Delta V_{\text{OUT}(\text{STEP})} = \left(20A\right) \left(\frac{1}{3}\right) \left(0.015\Omega\right) = 100 \text{mV}$$

By positioning the output voltage at the regulation point at no load, it will drop 100mV below the regulation point after the load step. However, when the load disappears or the output is stepped from 20A to 0A, the 100mV is recovered. This way, a total of 100mV change is observed on V<sub>OUT</sub> in all conditions, whereas a total of  $\pm$ 100mV or 200mV is seen on V<sub>OUT</sub> without voltage positioning while using only three output capacitors.

Implementing active voltage positioning requires setting a precise gain between the sensed current and the output voltage. Because of the variability of MOSFET on-resistance, it is prudent to use a sense resistor with active voltage positioning. In order to minimize power lost in this resistor, a low value of  $0.002\Omega$  is chosen. The nominal sense voltage will now be:

 $V_{SNS(NOM)} = (0.002\Omega)(20A) = 40mV$ 

To maintain a reasonable current limit, the voltage on the  $V_{RNG}$  pin is reduced to 0.5V by connecting it to a resistor divider from INTV<sub>CC</sub>, corresponding to a 50mV nominal sense voltage.

Next, the gain of the LTC3778 error amplifier must be determined. The change in  $I_{TH}$  voltage for a corresponding change in the output current is:



$$\Delta I_{TH} = \left(\frac{12V}{V_{RNG}}\right) R_{SENSE} \Delta I_{OUT}$$
$$= (24)(0.002\Omega)(20A) = 0.96V$$

The corresponding change in the output voltage is determined by the gain of the error amplifier and feedback divider. The LTC3778 error amplifier has a transconductance  $g_m$  that is constant over both temperature and a wide  $\pm$  40mV input range. Thus, by connecting a load resistance  $R_{VP}$  to the  $I_{TH}$  pin, the error amplifier gain can be precisely set for accurate voltage positioning.

$$\Delta I_{TH} = g_m R_{VP} \left( \frac{0.6V}{V_{OUT}} \right) \Delta V_{OUT}$$

Solving for this resistance value:

$$R_{VP} = \frac{V_{OUT} \Delta I_{TH}}{(0.6V)g_m \Delta V_{OUT}}$$
$$= \frac{(1.25V)(0.96V)}{(0.6V)(1.7mS)(75mV)} = 15.7k$$

The gain setting resistance  $R_{VP}$  is implemented with two resistors,  $R_{VP1}$  connected from  $I_{TH}$  to ground and  $R_{VP2}$  connected from  $I_{TH}$  to  $INTV_{CC}$ . The parallel combination of

these resistors must equal  $R_{VP}$  and their ratio determines nominal value of the  $I_{TH}$  pin voltage when the error amplifier input is zero. To set the beginning of the load line at the regulation point, the  $I_{TH}$  pin voltage must be set to correspond to zero output current. The relation between voltage and the output current is:

$$I_{TH(NOM)} = \left(\frac{12V}{V_{RNG}}\right) R_{SENSE} \left(I_{OUT} - \frac{1}{2}\Delta I_L\right) + 0.75V$$
$$= \left(\frac{12V}{0.5V}\right) \left(0.002\Omega\right) \left(0A - \frac{1}{2}5.8A\right) + 0.75V$$
$$= 0.61V$$

Solving for the required values of the resistors:

$$R_{VP1} = \frac{5V}{5V - I_{TH(NOM)}} R_{VP} = \frac{5V}{5V - 0.61V} 15.7k$$
$$= 18k$$
$$R_{VP2} = \frac{5V}{I_{TH(NOM)}} R_{VP} = \frac{5V}{0.61V} 15.7k = 129k$$

The active voltage positioned circuit is shown in Figure 8. Refer to Linear Technology Design Solutions 10 for additional information about output voltage positioning.




Figure 8. CPU Core Voltage Regulator with Active Voltage Positioning 1.25V/20A at 300kHz



#### PC Board Layout Checklist

When laying out a PC board follow one of the two suggested approaches. The simple PC board layout requires a dedicated ground plane layer. Also, for higher currents, it is recommended to use a multilayer board to help with heat sinking power components.

- The ground plane layer should not have any traces and it should be as close as possible to the layer with power MOSFETs.
- Place  $C_{IN}$ ,  $C_{OUT}$ , MOSFETs, D1 and inductor all in one compact area. It may help to have some components on the bottom side of the board.
- Place LTC3778 chip with pins 11 to 20 facing the power components. Keep the components connected to pins 1 to 9 close to LTC3778 (noise sensitive components).

- Use an immediate via to connect the components to ground plane including SGND and PGND of LTC3778. Use several bigger vias for power components.
- Use compact plane for switch node (SW) to improve cooling of the MOSFETs and to keep EMI down.
- Use planes for V<sub>IN</sub> and V<sub>OUT</sub> to maintain good voltage filtering and to keep power losses low.
- Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power component. You can connect the copper areas to any DC net (V<sub>IN</sub>, V<sub>OUT</sub>, GND or to any other DC rail in your system).

When laying out a printed circuit board, without a ground plane, use the following checklist to ensure proper operation of the controller. These items are also illustrated in Figure 9.




Figure 9. LTC3778 Layout Diagram






- Segregate the signal and power grounds. All small signal components should return to the SGND pin at one point which is then tied to the PGND pin close to the source of M2.
- Place M2 as close to the controller as possible, keeping the PGND, BG and SW traces short.
- Connect the input capacitor(s) C<sub>IN</sub> close to the power MOSFETs. This capacitor carries the MOSFET AC current.
- Keep the high dV/dT SW, BOOST and TG nodes away from sensitive small-signal nodes.
- Connect the  $\mathsf{INTV}_{\mathsf{CC}}$  decoupling capacitor  $\mathsf{C}_{\mathsf{VCC}}$  closely to the  $\mathsf{INTV}_{\mathsf{CC}}$  and PGND pins.
- Connect the top driver boost capacitor  $C_B$  closely to the BOOST and SW pins.
- Connect the  $V_{\text{IN}}$  pin decoupling capacitor  $C_{\text{F}}$  closely to the  $V_{\text{IN}}$  and PGND pins.

### TYPICAL APPLICATIONS

Figure 10 shows a DDR memory termination application in which the output can sink and source up to 6A of current. The resistive divider of R1 and R2 are meant to introduce

an offset to the SENSE<sup>-</sup> pin so that the current limit is symmetrical during both sink and source.




C<sub>IN</sub>: UNITED CHEMICON THCR60EIHI06ZT C<sub>OUT1-2</sub>: CORNELL DUBILIER ESRE181E04B L1: SUMIDA CEP125-1R8MC-H





3778f

### TYPICAL APPLICATIONS




Intel Compatible Tualatin Mobile CPU Power Supply with AVP





### PACKAGE DESCRIPTION

F Package 20-Lead Plastic TSSOP (4.4mm) (Reference LTC DWG # 05-08-1650)



3. DRAWING NOT TO SCALE


\*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .152mm (.006") PER SIDE

\*\*DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED .254mm (.010") PER SIDE



3778f

### TYPICAL APPLICATION



### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS				
LTC1622	550kHz Step-Down Controller	8-Pin MSOP; Synchronizable; Soft-Start; Current Mode				
LTC1625/LTC1775	No R <sub>SENSE</sub> <sup>™</sup> Current Mode Synchronous Step-Down Controller	97% Efficiency; No Sense Resistor; 16-Pin SSOP				
LTC1628-PG/ LTC1628-SYNC	Dual, 2-Phase Synchronous Step-Down Controller	$\begin{array}{l} \mbox{Minimum Input/Output Capacitors; } 3.5V \leq V_{IN} \leq 36V; \\ \mbox{Power Good Output; Synchronizable 150kHz to 300kH} \end{array}$				
LTC1709-7	High Efficiency, 2-Phase Synchronous Step-Down Controller with 5-Bit VID	Up to 42A Output; 0.925V $\leq$ V <sub>OUT</sub> $\leq$ 2V				
LTC1709-8	High Efficiency, 2-Phase Synchronous Step-Down Controller	Up to 42A Output; VRM 8.4; $1.3V \le V_{OUT} \le 3.5V$				
LTC1735	High Efficiency, Synchronous Step-Down Controller	Burst Mode <sup>TM</sup> Operation; 16-Pin Narrow SSOP; $3.5V \le V_{IN} \le 36V$				
LTC1736	High Efficiency, Synchronous Step-Down Controller with 5-Bit VID	0 Mobile VID; $0.925V \le V_{OUT} \le 2V$ ; $3.5V \le V_{IN} \le 36V$				
LTC1772	ThinSOT <sup>™</sup> Step-Down Controller	Current Mode; 550kHz; Very Small Solution Size				
LTC1773	Synchronous Step-Down Controller	Up to 95% Efficiency, 550kHz, 2.65V $\leq$ V_{IN} $\leq$ 8.5V, 0.8V $\leq$ V_{OUT} $\leq$ V_{IN}, Synchronizable to 750kHz				
LTC1778	Wide Operating Range, No R <sub>SENSE</sub> Step-Down Controller	GN16-Pin, 0.8V FB Reference				
LTC1876	2-Phase, Dual Synchronous Step-Down Controller with Step-Up Regulator	$3.5V \le V_{IN} \le 36V$ , Power Good Output, 300kHz Operation				
LTC3701	Dual, 2-Phase Step-Down Controller	Current Mode; 300kHz to 750kHz; Small 16-Pin SSOP, $2.5V \le V_{IN} \le 9.8V$				
LTC3711	5-Bit Adjustable, No R <sub>SENSE</sub> Step-Down Controller	$0.925V \le V_{OUT} \le 2V$ ; Mobile VIC Code				
LTC3713	Very Low $V_{IN},$ High Current Step-Down Synchronous Controller	$1.5V \leq V_{IN}, \ I_{OUT} \leq$ 20A, Generates its own 5V Gate Drive, Uses Standard N-Channel MOSFETs				
LTC3714	Intel Compatible, Wide Operating Range, No R <sub>SENSE</sub> Step-Down G28 Package, V <sub>OUT</sub> = 0.6V to 1.75V 5-Bit Mot   Controller with Internal Op Amp Active Voltage Positioning I <sub>MVP2</sub> , V <sub>IN</sub> to 36V					
LTC3716	High Efficiency, 2-Phase Synchronous Step-Down Controller with 5-Bit Mobile VID	$V_{OUT} = 0.6V$ to 1.75V, Active Voltage Positioning I <sub>MVP2</sub> , $V_{IN}$ to 36V				

Burst Mode and ThinSOT are trademarks of Linear Technology Corporation.

