
### **ABSOLUTE MAXIMUM RATINGS**

(Note 1)
V <sub>IN</sub> , V <sub>OUT</sub> , V <sub>DD</sub> Voltages –0.5V to 6V
SW Voltage0.5V to 6V
$V_C$ , $R_t$ Voltages $-0.5V$ to $(V_{OUT} + 0.3V)$
SHDN, FB, MODE Voltages0.5V to 6V
Operating Temperature Range (Note 2)40°C to 85°C
Storage Temperature Range65°C to 125°C
Lead Temperature (Soldering, 10 sec)300°C

### PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

### **ELECTRICAL CHARACTERISTICS**

The  $\bullet$  denotes specifications that apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V_{IN} = 1.2V$ ,  $V_{DD} = 3.3V$ ,  $V_{OUT} = 1.8V$ , unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>DD</sub> Input Voltage Range		•	2.7		5.5	V
V <sub>IN</sub> Operating Voltage Range	(Note 4)	•	0.5		5.5	V
Output Voltage Adjust Range		•	1.5		5.5	V
Feedback Voltage		•	1.22	1.25	1.28	V
Feedback Input Current	V <sub>FB</sub> = 1.25V			1	50	nA
Quiescent Current—Burst Mode Operation	V <sub>C</sub> = 0V, MODE/SYNC = 3.3V (Note 3)			38	65	μА
Quiescent Current—SHDN	SHDN = 0V, Not Including Switch Leakage			0.1	1	μА
Quiescent Current—Active	$V_C = 0V$ , MODE/SYNC = 0V, $R_t = 300k$ (Note 3)			440	800	μА
NMOS Switch Leakage				0.1	5	μА
PMOS Switch Leakage				0.1	10	μА
NMOS Switch On Resistance				0.16		Ω
PMOS Switch On Resistance				0.21		Ω
NMOS Current Limit	LTC3423	•	1 2	1.6		A
Maximovina Divity Ovalla	LTC3424	•		2.8		A
Maximum Duty Cycle	R <sub>t</sub> = 15k	•	80	85		%
Minimum Duty Cycle		•			0	%
Frequency Accuracy	$R_t = 15k$	•	1.6	2	2.4	MHz
MODE/SYNC Input High			1.4			V
MODE/SYNC Input Low					0.4	V
MODE/SYNC Input Current	V <sub>MODE/SYNC</sub> = 5.5V			0.01	1	μΑ
Error Amp Transconductance	$\Delta I = -5\mu A$ to $5\mu A$ , $V_C = V_{FB}$			85		μmhos

### **ELECTRICAL CHARACTERISTICS**

The ullet denotes specifications that apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V_{IN} = 1.2V$ ,  $V_{OUT} = 3.3V$  unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SHDN Input High	$V_{\overline{SHDN}} = V_{IN} = V_{OUT}$	1			V
SHDN Input Low				0.4	V
SHDN Input Current	V <sub>SHDN</sub> = 5.5V		0.01	1	μA

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


**Note 2:** The LTC3423/LTC3424 are guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

**Note 3:** Current is measured into  $V_{DD}$  since the supply current is bootstrapped to the  $V_{DD}$  pin. The outputs are not switching.


**Note 4:** Once the output is started, the IC is not dependant upon the  $V_{\mbox{\scriptsize IN}}$  supply.

### TYPICAL PERFORMANCE CHARACTERISTICS


#### Switching Waveform on SW Pin




#### Transient Response 150mA to 450mA




## Burst Mode Operation at 500µA Load



## Burst Mode Operation at 10mA Load



## TYPICAL PERFORMANCE CHARACTERISTICS



10

OUTPUT CURRENT (mA)

WITH MBRM120T3 SCHOTTKY

100

1000

3223/24 G05


EFFICIENCY (%)


20


10


0


0.1



















34234f

### TYPICAL PERFORMANCE CHARACTERISTICS





### PIN FUNCTIONS

 $\mathbf{R}_{t}$  (**Pin 1):** Timing Resistor to Program the Oscillator Frequency.

$$f_{OSC} = \frac{3 \cdot 10^{10}}{R_t} \text{ Hz}$$

**MODE/SYNC (Pin 2):** Burst Mode Select and Oscillator Synchronization.

MODE/SYNC = High. Enable Burst Mode operation. The inductor peak inductor current will be 400mA and return to zero current on each cycle. During Burst Mode operation the operation is variable frequency, providing a significant efficiency improvement at light loads. It is recommended the Burst Mode operation only be entered once the part has started up.

MODE/SYNC = Low. Disable Burst Mode operation and maintain low noise, constant frequency operation.

MODE/SYNC = External CLK. Synchronization of the internal oscillator and Burst Mode operation disable. A clock pulse width of 100ns to  $2\mu s$  is required to synchronize.

V<sub>IN</sub> (Pin 3): Voltage Sense for Internal Circuitry.

**SW** (**Pin 4**): Switch Pin. Connect inductor and optional Schottky diode here. Minimize trace length to keep EMI down.

**GND (Pin 5):** Signal and Power Ground for the IC.

 $V_{DD}$  (Pin 6): Power Source for the IC. Typically derived from a higher voltage power converter. Requires an input of 2.7V to 5.5V. A 2.2 $\mu$ F ceramic bypass capacitor is recommended as close to the pins as possible.

**V<sub>OUT</sub>** (**Pin 7**): Output of the Synchronous Rectifier.


**FB** (**Pin 8**): Feedback Pin. Connect resistor divider tap here. The output voltage can be adjusted from 1.5V to 5.5V. The feedback reference voltage is typically 1.25V.

 $V_{C}$  (Pin 9): Error Amp Output. A frequency compensation network is connected to this pin to compensate the loop. See the section "Compensating the Feedback Loop" for guidelines.

**SHDN** (Pin 10): Shutdown. Grounding this pin shuts down the IC. Tie to >1V to enable ( $V_{DD}$  or digital gate output). During shutdown the output voltage will hold up to  $V_{IN}$  minus a diode drop due to the body diode of the PMOS synchronous switch. If the application requires a complete disconnect during shutdown then refer to section "Output Disconnect".



## **BLOCK DIAGRAM**



#### **DETAILED DESCRIPTION**

The LTC3423/LTC3424 provides high efficiency, low noise power for applications such as portable instrumentation and are ideal for applications that require an output voltage between 1.5V and 2.6V from a single cell. These products are an addition to the LTC3401 and LTC3402 family of synchronous boost converters, with the differences being the omission of the power good function (PG00D) and the addition of a  $V_{DD}$  input to provide internal power. The IC will not start up until the applied voltage on the  $V_{DD}$  pin is above 2.7V.

The current mode architecture with adaptive slope compensation provides ease of loop compensation with excellent transient load response. The low  $R_{DS(ON)}$ , low gate charge synchronous switches provides the pulse width modulation control at high efficiency.

#### **Low Noise Fixed Frequency Operation**

**Oscillator**. The frequency of operation is set through a resistor from the  $R_t$  pin to ground where  $f=3 \cdot 10^{10}/R_t$ . An internally trimmed timing capacitor resides inside the IC. The oscillator can be synchronized with an external clock inserted on the MODE/SYNC pin. When synchronizing the oscillator, the free running frequency must be set to approximately 30% lower than the desired synchronized frequency. Keeping the sync pulse width below  $2\mu s$  will ensure that Burst Mode operation is disabled.

**Current Sensing**. Lossless current sensing converts the peak current signal to a voltage to sum in with the internal slope compensation. This summed signal is compared to the error amplifier output to provide a peak current control command for the PWM. The slope compensation in the IC is adaptive to the input and output voltage. Therefore, the converter provides the proper amount of slope compensation to ensure stability and not an excess causing a loss of phase margin in the converter.

**Error Amp**. The error amplifier is a transconductance amplifier with  $g_m = 85\mu mhos$ . A simple compensation network is placed from the  $V_C$  pin to ground.

**Current Limit**. The current limit amplifier will shut the NMOS switch off once the current exceeds its threshold. The current amplifier delay to output is typically 50ns.

**Zero Current Amp**. The zero current amplifier monitors the inductor current to the output and shuts off the synchronous rectifier once the current is below 50mA, preventing negative inductor current.

#### **Burst Mode Operation**

Burst Mode operation is when the IC delivers energy to the output until it is regulated and then goes into a sleep mode where the outputs are off and the IC is consuming only  $38\mu A$ . In this mode, the output ripple has a variable frequency component with load current and the steady state ripple will be typically below 3%.

During the period where the device is delivering energy to the output, the peak current will be equal to 400mA and the inductor current will terminate at zero current for each cycle. In this mode the maximum output current is given by:

$$I_{OUT(MAXBURST)} \approx \frac{V_{IN}}{6 \cdot V_{OUT}} Amps$$

Burst Mode operation is user controlled by driving the MODE/SYNC pin high to enable and low to disable. It is recommended that Burst Mode operation be entered after the part has started up.

#### **COMPONENT SELECTION**

#### **Inductor Selection**

The high frequency operation of the LTC3423/LTC3424 allows the use of small surface mount inductors. The minimum inductance value is proportional to the operating frequency and is limited by the following constraints:

$$L > \frac{k}{f} \mu H$$
 and  $L > \frac{V_{IN(MIN)} \bullet (V_{OUT(MAX)} - V_{IN(MIN)})}{f \bullet Ripple \bullet V_{OUT(MAX)}} H$ 

where

k = 3 for LTC3423, 2 for LTC3424

f = Operating Frequency (Hz)

Ripple = Allowable Inductor Current Ripple (A)

V<sub>IN(MIN)</sub> = Minimum Input Voltage (V)

 $V_{OUT(MAX)} = Maximum Output Voltage (V)$ 



The inductor current ripple is typically set to 20% to 40% of the maximum inductor current.

For high efficiency, choose an inductor with a high frequency core material, such as ferrite, to reduce core losses. The inductor should have low ESR (equivalent series resistance) to reduce the I<sup>2</sup>R losses and must be able to handle the peak inductor current at full load without saturating. Molded chokes or chip inductors usually do not have enough core to support the peak inductor currents in the 1A to 2A region. To minimize radiated noise, use a toroid, pot core or shielded bobbin inductor. See Table 1 for a list of component suppliers.

Table 1. Inductor Vendor Information

SUPPLIER	PHONE	FAX	WEBSITE
Coilcraft	(847) 639-6400	(847) 639-1469	www.coilcraft.com
Coiltronics	(516) 241-7876	(516) 241-9339	www.coiltronics.com
Murata	(814) 237-1431 (800) 831-9172	(814) 238-0490	www.murata.com
Sumida			
USA:	(847) 956-0666	(847) 956-0702	www.japanlink.com
Japan:	81-3-3607-5111	81-3-3607-5144	sumida




Figure 1. Recommended Component Placement. Traces Carrying High Current Are Direct. Trace Area FB and  $V_{\mathbb C}$  Pins Are Kept Low. Lead Length to Battery Should be Kept Short

#### **Output Capacitor Selection**

The output voltage ripple has several components. The bulk value of the capacitor is set to reduce the ripple due to charge into the capacitor each cycle. The max ripple due to charge is given by:

$$VR_{BULK} = \frac{I_{L} \bullet V_{IN}(V_{OUT} - V_{IN})}{C_{OUT} \bullet V_{OUT} \bullet V_{OUT} \bullet f} \text{ Volts}$$

where

I<sub>I</sub> = Average Inductor Current

I<sub>P</sub> = Peak Inductor Current

The ESR is usually the most dominant factor for ripple in most power converters. The ripple due to capacitor ESR is simply given by:

where

R<sub>ESR</sub> = Capacitor Series Resistance

Low ESR capacitors should be used to minimize output voltage ripple. For surface mount applications, AVX TPS series tantalum capacitors and Sanyo POSCAP or Taiyo-Yuden ceramic capacitors are recommended. For throughhole applications Sanyo OS-CON capacitors offer low ESR in a small package size. See Table 2 for a list of component suppliers.

In some layouts it may be required to place a  $1\mu F$  low ESR capacitor as close to the  $V_{OLT}$  and GND pins as possible.

**Table 2. Capacitor Vendor Information** 

SUPPLIER	PHONE	FAX	WEBSITE
AVX	(803) 448-9411	(803) 448-1943	www.avxcorp.com
Sanyo	(619) 661-6322	(619) 661-1055	www.sanyovideo.com
Taiyo Yuden	(408) 573-4150	(408) 573-4159	www.t-yuden.com

#### **Input Capacitor Selection**

The input filter capacitor reduces peak currents drawn from the input source and reduces input switching noise. In most applications a  $3.3\mu F$  is sufficient.

#### **Output Diode**

The Schottky diode across the synchronous PMOS switch is not required, but provides a lower drop during the breakbefore-make time (typically 20ns) of the NMOS to PMOS transition. The addition of the Schottky diode will improve peak efficiency (see graph "Efficiency Loss Without Schottky vs Frequency"). Use of a Schottky diode such as a MBRM120T3, 1N5817 or equivalent. Since slow recovery times will compromise efficiency, do not use ordinary rectifier diodes.

34234f



#### **Operating Frequency Selection**

There are several considerations in selecting the operating frequency of the converter. The first is determining the sensitive frequency bands that cannot tolerate any spectral noise. For example, in products incorporating RF communications, the 455kHz IF frequency is sensitive to any noise, therefore switching above 600kHz is desired. Some communications have sensitivity to 1.1MHz. In this case, converter frequencies up to 3MHz may be employed.

The second consideration is the physical size of the converter. As the operating frequency goes up, the inductor and filter caps go down in value and size. The trade off is in efficiency since the switching losses due to gate charge are going up proportional with frequency.

Another operating frequency consideration is whether the application can allow "pulse skipping." In this mode, the minimum on time of the converter cannot support the duty cycle, so the converter ripple will go up and there will be a low frequency component of the output ripple. In many applications where physical size is the main criterion then running the converter in this mode is acceptable. In applications where it is preferred not to enter this mode, then the maximum operating frequency is given by:

$$f_{MAX\_NOSKIP} = \frac{V_{OUT} - V_{IN}}{V_{OUT} \bullet t_{ON(MIN)}} Hz$$

where  $t_{ON(MIN)}$  = minimum on time = 140ns

# Reducing Output Capacitance with a Load Feed Forward Signal

In many applications the output filter capacitance can be reduced for the desired transient response by having the device commanding the change in load current, (i.e. system microcontroller), inform the power converter of the changes as they occur. Specifically, a "load feed forward" signal coupled into the  $V_{\text{C}}$  pin gives the inner current loop a head start in providing the change in output current. The transconductance of the LTC3423 converter at the  $V_{\text{C}}$  pin with respect to the inductor current is typically

130mA/100mV, and the LTC3424 is typically 170mA/ 100mV, so the amount of signal injected is proportional to the anticipated change of inductor current with load. The outer voltage loop performs the remainder of the correction, but because of the load feed forward signal, the range over which it must slew is greatly reduced. This results in an improved transient response. A logic level feed forward signal,  $V_{FF}$ , is coupled through components C5 and R6. The amount of feed forward signal is attenuated with resistor R6 and is given by the following relationship:

$$R6 \approx \left(\frac{V_{FF} \cdot R5 \cdot V_{IN} \cdot 1.5}{V_{OUT} \cdot \Delta I_{OUT}}\right) - R5$$

where  $\Delta I_{OUT}$  = load current change.




Figure 2

#### Closing the Feedback Loop

The LTC3423/LTC3424 uses current mode control with internal adaptive slope compensation. Current mode control eliminates the 2nd order filter due to the inductor and output capacitor exhibited in voltage mode controllers, and simplifies it to a single-pole filter response. The product of the modulator control to output DC gain plus the error amp open-loop gain equals the DC gain of the system.



$$G_{CONTROL} = \frac{2 \cdot V_{IN}}{I_{OUT}}, G_{EA} \approx 2000$$

The output filter pole is given by:

$$f_{FILTERPOLE} = \frac{I_{OUT}}{\pi \bullet V_{OUT} \bullet C_{OUT}} Hz$$

where C<sub>OUT</sub> is the output filter capacitor.

The output filter zero is given by:

$$f_{FILTERZERO} = \frac{1}{2 \bullet \pi \bullet R_{ESR} \bullet C_{OUT}} Hz$$

where R<sub>ESR</sub> is the capacitor equivalent series resistance.

A troublesome feature of the boost regulator topology is the right half plane zero (RHP) and is given by:

$$f_{RHPZ} = \frac{V_{IN}^2 \cdot R_0}{2 \cdot \pi \cdot L \cdot V_0^2} Hz$$

At heavy loads this gain increase with phase lag can occur at a relatively low frequency. The loop gain is typically rolled off before the RHP zero frequency.

The typical error amp compensation is shown in Figure 3. The equations for the loop dynamics are as follows:

$$f_{POLE1} \approx \frac{1}{2 \cdot \pi \cdot 20 \cdot 10^6 \cdot C_{C1}} Hz$$

which is extremely close to DC

$$f_{ZERO1} = \frac{1}{2 \cdot \pi \cdot R_Z \cdot C_{C1}} Hz$$

$$f_{POLE2} \approx \frac{1}{2 \cdot \pi \cdot R_7 \cdot C_{C2}} Hz$$

Refer to Application Note AN76 for more closed loop examples.





Figure 3

### TYPICAL APPLICATION

#### **Typical Application with Output Disconnect**




342341



### TYPICAL APPLICATION


#### Single Cell to 1.8V at 300mA, 1.8mm High



### PACKAGE DESCRIPTION

#### MS Package 10-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1661)






<sup>3.</sup> DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

<sup>4.</sup> DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

### TYPICAL APPLICATION

#### **Triple Output Converter**



### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT1306	Sync, Fixed Frequency, Step-Up DC/DC Converter	Internal 2A Switches, V <sub>IN</sub> As Low As 1.8V
LT1308A/LT1308B	High Current, Micropower, Single Cell 600kHz DC/DC Converter	5V at 1A from Single Li-Ion Cell
LT1317/LT1317B	Micropower 600kHz PWM DC/DC Converter	$V_{IN}$ As Low As 1.5V, $I_Q = 100\mu$ A
LT1610	1.7MHz, Single Cell Micropower DC/DC Converter	3V at 30mA from 1V, 5V at 200mA from 3.3V
LT1613	1.4MHz, Single Cell DC/DC Converter in ThinSOT™	V <sub>IN</sub> As Low As 1.1V, 3V at 30mA from Single Cell
LT1615	Micropower Step-Up DC/DC Converter in ThinSOT	I <sub>Q</sub> = 20μA, 1μA Shutdown Current, V <sub>IN</sub> As Low As 1V
LT1949	600kHz, 1A Switch PWM DC/DC Converter	1.1A, 0.5Ω/30V Internal Switch, V <sub>IN</sub> As Low As 1.8V
LTC3400/LTC3400B	ThinSOT, 600mA, 1.2MHz Boost Converter	92% Efficiency, $0.85V \le V_{IN}$ , $2.6V \le V_{OUT} \le 5V$
LTC3401	Single Cell, High Current (1A) Micropower, Synchronous 3MHz Step-Up DC/DC Converter	V <sub>IN</sub> = 0.5V to 5.5V, Up to 97% Efficiency Synchronizable Oscillator from 100kHz to 3MHz
LTC3402	Single Cell, High Current (2A) Micropower, Synchronous 3MHz Step-Up DC/DC Converter	V <sub>IN</sub> = 0.5V to 5.5V, Up to 97% Efficiency Synchronizable Oscillator from 100kHz to 3MHz

ThinSOT is a trademark of Linear Technology Corporation.

