# **ABSOLUTE MAXIMUM RATINGS**

$AV_{DD} = DV_{DD} = OV_{DD} = V_{DD} $ (Notes 1, 2)
Supply Voltage (V <sub>DD</sub> )
Negative Supply Voltage (VSS)6V
Total Supply Voltage (V <sub>DD</sub> to V <sub>SS</sub> ) 12V
Analog Input Voltage
(Note 3) $(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
$V_{REF}$ Voltage (Note 4) $-0.3V$ to $(V_{DD} + 0.3V)$
REFCOMP Voltage (Note 4) $-0.3V$ to $(V_{DD} + 0.3V)$
Digital Input Voltage (Note 4)0.3V to 10V
Digital Output Voltage $-0.3V$ to $(V_{DD} + 0.3V)$
Power Dissipation 500mW
Operating Temperature Range
LTC1608C 0°C to 70°C
LTC1608I40°C to 85°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

# PACKAGE/ORDER INFORMATION

	TOP VIEW		ORDER
REFCOMP [ AGND [ AGND [ AGND [ AGND [ AGND [ DV <sub>DD</sub> [ DGND [ D15 (MSB) [ D13 [	TOP VIEW  1 2 3 4 4 5 6 6 7 7 8 9 10 11 12 13 14	36 AV <sub>DD</sub> 35 AV <sub>DD</sub> 34 V <sub>SS</sub> 33 SHDN 32 CS 31 CONV 30 RD 29 OV <sub>DD</sub> 28 OGND 27 BUSY 26 D0 25 D1 24 D2 23 D3	DRDER PART NUMBER  LTC1608CG LTC1608ACG LTC1608IG LTC1608AIG
D10 [	15 16 17 18 G PACKAGE 36-LEAD PLASTIC SSOP T <sub>JMAX</sub> = 125°C, θ <sub>JA</sub> = 95°C,	22 D4 21 D5 20 D6 19 D7	

Consult factory for parts specified with wider operating temperature ranges.

# 

				LTC1608	3		LTC1608	Α	
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution (No Missing Codes)		•	15	16		16	16		Bits
Integral Linearity Error	(Note 7)	•		±1	$\pm 4$		$\pm 0.5$	±2	LSB
Transition Noise	(Note 8)			0.7			0.7		LSB <sub>RMS</sub>
Offset Error	(Note 9)	•		$\pm 0.05$	±0.125		±0.05	±0.125	% FSR
Offset Tempco	(Note 9)			0.5			0.5		ppm/°C
Full-Scale Error	Internal Reference External Reference			±0.125	±0.25 ±0.25		±0.125	±0.25 ±0.25	% %
Full-Scale Tempco	I <sub>OUT</sub> (Reference) = 0, Internal Reference			±15			±15		ppm/°C

# **ANALOG INPUT** The $\bullet$ denotes specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>IN</sub>	Analog Input Range (Note 2)	$ \begin{array}{c} 4.75 \leq V_{DD} \leq 5.25 V,  -5.25 \leq V_{SS} \leq -4.75 V, \\ V_{SS} \leq (A_{IN}^-,  A_{IN}^+) \leq A V_{DD} \end{array} $			±2.5		V
I <sub>IN</sub>	Analog Input Leakage Current	CS = High	•			±1	μА
C <sub>IN</sub>	Analog Input Capacitance	Between Conversions During Conversions			43 5		pF pF
t <sub>ACQ</sub>	Sample-and-Hold Acquisition Time				380		ns
t <sub>AP</sub>	Sample-and-Hold Acquisition Delay Time				-1.5		ns
t <sub>jitter</sub>	Sample-and-Hold Acquisition Delay Time Jitter				5		ps <sub>RMS</sub>
CMRR	Analog Input Common Mode Rejection Ratio	$-2.5V < (A_{IN}^- = A_{IN}^+) < 2.5V$			68		dB

# **DYNAMIC ACCURACY** $T_A = 25$ °C (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
S/N	Signal-to-Noise Ratio	5kHz Input Signal 100kHz Input Signal	90 88	dB dB
S/(N + D)	Signal-to-(Noise + Distortion) Ratio	5kHz Input Signal 100kHz Input Signal (Note 10)	90 84	dB dB
THD	Total Harmonic Distortion Up to 5th Harmonic	5kHz Input Signal 100kHz Input Signal	-100 -91	dB dB
SFDR	Spurious Free Dynamic Range	100kHz Input Signal	94	dB
IMD	Intermodulation Distortion	f <sub>IN1</sub> = 29.37kHz, f <sub>IN2</sub> = 32.446kHz	-88	dB
	Full Power Bandwidth		5	MHz
	Full Linear Bandwidth (S/(N + D) ≥ 84dB)		350	kHz

# INTERNAL REFERENCE CHARACTERISTICS $T_A = 25$ °C (Note 5)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>REF</sub> Output Voltage	I <sub>OUT</sub> = 0	2.475	2.500	2.515	V
V <sub>REF</sub> Output Tempco	I <sub>OUT</sub> = 0		±15		ppm/°C
V <sub>REF</sub> Line Regulation	$4.75 \le V_{DD} \le 5.25V$		0.01		LSB/V
	$-5.25V \le V_{SS} \le -4.75V$		0.01		LSB/V
V <sub>REF</sub> Output Resistance	$0 \le  I_{OUT}  \le 1 \text{mA}$		7.5		kΩ
REFCOMP Output Voltage	I <sub>OUT</sub> = 0		4.375		V

# **DIGITAL INPUTS AND DIGITAL OUTPUTS** The $\bullet$ denotes specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{IH}$	High Level Input Voltage	V <sub>DD</sub> = 5.25V	•	2.4			V
$V_{IL}$	Low Level Input Voltage	V <sub>DD</sub> = 4.75V	•			0.8	V
I <sub>IN</sub>	Digital Input Current	V <sub>IN</sub> = 0V to V <sub>DD</sub>	•			±10	μΑ
C <sub>IN</sub>	Digital Input Capacitance				5		pF
$\overline{V_{OH}}$	High Level Output Voltage	$V_{DD} = 4.75V, I_{OUT} = -10\mu A$ $V_{DD} = 4.75V, I_{OUT} = -400\mu A$		4.0	4.5		V
$\overline{V_{0L}}$	Low Level Output Voltage	V <sub>DD</sub> = 4.75V, I <sub>OUT</sub> = 160μA V <sub>DD</sub> = 4.75V, I <sub>OUT</sub> = 1.6mA	•	1.0	0.05 0.10	0.4	V
I <sub>OZ</sub>	Hi-Z Output Leakage D15 to D0	$V_{OUT} = 0V \text{ to } V_{DD}, \overline{CS} \text{ High}$	•			±10	μΑ
$\overline{C_{OZ}}$	Hi-Z Output Capacitance D15 to D0	CS High (Note 11)	•			15	pF
I <sub>SOURCE</sub>	Output Source Current	V <sub>OUT</sub> = 0V			-10		mA
I <sub>SINK</sub>	Output Sink Current	$V_{OUT} = V_{DD}$			10		mA

# **POWER REQUIREMENTS** The $\bullet$ denotes specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{DD}$	Positive Supply Voltage	(Notes 12, 13)		4.75		5.25	V
$V_{SS}$	Negative Supply Voltage	(Note 12)		-4.75		-5.25	V
I <sub>DD</sub>	Positive Supply Current Nap Mode Sleep Mode	$\overline{CS} = \overline{RD} = 0V$ $\overline{CS} = 0V, \overline{SHDN} = 0V$ $\overline{CS} = 5V, \overline{SHDN} = 0V$	•		22 1.5 1	35 2.4 100	mA mA μA
I <sub>SS</sub>	Negative Supply Current Nap Mode Sleep Mode	$ \overline{CS} = \overline{RD} = 0V  \underline{CS} = 0V, \underline{SHDN} = 0V  CS = 5V, SHDN = 0V $	•		32 1 1	49 100 100	mA μA μA
$P_{D}$	Power Dissipation Nap Mode Sleep Mode	$ \overline{CS} = \overline{RD} = 0V  \overline{CS} = 0V, \underline{SHDN} = 0V  \overline{CS} = 5V, \underline{SHDN} = 0V $	•		270 7.5 0.01	420 12 1	mW mW mW

# TIMING CHARACTERISTICS otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f <sub>SMPL(MAX)</sub>	Maximum Sampling Frequency		•	500	600		kHz
t <sub>CONV</sub>	Conversion Time		•	1.0	1.45	1.8	μs
t <sub>ACQ</sub>	Acquisition Time	(Notes 11, 14)	•			400	ns
t <sub>ACQ+CONV(MIN)</sub>	Throughput Time (Acquisition + Conversion)		•		1.67	2	μs
t <sub>1</sub>	CS to RD Setup Time	(Notes 11, 12, 15)	•	0			ns
t <sub>2</sub>	CS↓ to CONVST↓ Setup Time	(Notes 11, 12)	•	10			ns
t <sub>3</sub>	SHDN↓ to CS↑ Setup Time	(Notes 11, 12)	•	10			ns
t <sub>4</sub>	SHDN↑ to CONVST↓ Wake-Up Time	CS = Low (Note 12)			400		ns
t <sub>5</sub>	CONVST Low Time	(Note 12)	•	40			ns
t <sub>6</sub>	CONVST to BUSY Delay	C <sub>L</sub> = 25pF	•		36	80	ns ns
t <sub>7</sub>	Data Ready Before BUSY↑			00	60		ns
		(1)	•	32			ns
<u>t</u> 8	Delay Between Conversions	(Note 12)	•	200			ns
t <sub>9</sub>	Wait Time RD↓ After BUSY↑	(Note 12)	•	-5			ns
t <sub>10</sub>	Data Access Time After RD↓	C <sub>L</sub> = 25pF	•		25	40 50	ns ns
		C <sub>L</sub> = 100pF (Note 11)	•		45	60 75	ns ns
t <sub>11</sub>	Bus Relinquish Time		•		30	50 60	ns ns
t <sub>12</sub>	RD Low Time	(Note 12)	•	t <sub>10</sub>			ns
t <sub>13</sub>	CONVST High Time	(Note 12)	•	40			ns
t <sub>14</sub>	Aperture Delay of Sample-and-Hold				2		ns

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** All voltage values are with respect to ground with DGND, OGND and AGND wired together unless otherwise noted.

**Note 3:** When these pin voltages are taken below  $V_{SS}$  or above  $V_{DD}$ , they will be clamped by internal diodes. This product can handle input currents greater than 100mA below  $V_{SS}$  or above  $V_{DD}$  without latchup.



# **ELECTRICAL CHARACTERISTICS**

**Note 4:** When these pin voltages are taken below  $V_{SS}$ , they will be clamped by internal diodes. This product can handle input currents greater than 100mA below  $V_{SS}$  without latchup. These pins are not clamped to  $V_{DD}$ .

**Note 5:**  $V_{DD}$  = 5V,  $V_{SS}$  = -5V,  $f_{SMPL}$  = 500kHz, and  $t_r$  =  $t_f$  = 5ns unless otherwise specified.

**Note 6:** Linearity, offset and full-scale specification apply for a single-ended  $A_{IN}^+$  input with  $A_{IN}^-$  grounded.

**Note 7:** Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 8: Typical RMS noise at the code transitions.

**Note 9:** Bipolar offset is the offset voltage measured from -0.5LSB when the output code flickers between 0000 0000 0000 0000 and 1111 1111 1111.

**Note 10:** Signal-to-Noise Ratio (SNR) is measured at 5kHz and distortion is measured at 100kHz. These results are used to calculate Signal-to-Nosie Plus Distortion (SINAD).

Note 11: Guaranteed by design, not subject to test.


Note 12: Recommended operating conditions.


**Note 13:** The falling CONVST edge starts a conversion. If CONVST returns high at a critical point during the conversion it can create small errors. For best performance ensure that CONVST returns high either within 250ns after conversion start or after BUSY rises.

**Note 14:** The acquisition time would go up to 400ns and the conversion time would go up to  $1.8\mu s$ . However, the throughput time (acquisition + conversion) is guaranteed by test to be  $2\mu s$  max.


**Note 15:** If  $\overline{RD}\downarrow$  precedes  $\overline{CS}\downarrow$ , the output enable will be gated by  $\overline{CS}\downarrow$ .


# TYPICAL PERFORMANCE CHARACTERISTICS







**Differential Nonlinearity** 












# TYPICAL PERFORMANCE CHARACTERISTICS







# PIN FUNCTIONS

 $A_{IN}^+$  (Pin 1): Positive Analog Input. The ADC converts the difference voltage between  $A_{IN}^+$  and  $A_{IN}^-$  with a differential range of  $\pm 2.5$ V.  $A_{IN}^+$  has a  $\pm 2.5$ V input range when  $A_{IN}^-$  is grounded.

 $A_{IN}^-$  (Pin 2): Negative Analog Input. Can be grounded, tied to a DC voltage or driven differentially with  $A_{IN}^+$ .

 $V_{REF}$  (**Pin 3**): 2.5V Reference Output. Bypass to AGND with 2.2 $\mu$ F tantalum in parallel with 0.1 $\mu$ F ceramic.

**REFCOMP (Pin 4):** 4.375V (Nominal) Reference Compensation Pin. Bypass to AGND with 22μF tantalum in parallel with 0.1μF ceramic. This is not recommended for use as an external reference due to part-to-part output voltage variations and glitches that occur during the conversion.

**AGND (Pins 5 to 8):** Analog Grounds. Tie to analog ground plane.

**DV<sub>DD</sub> (Pin 9):** 5V Digital Power Supply. Bypass to DGND with 10μF tantalum in parallel with 0.1μF ceramic.

**DGND (Pin 10):** Digital Ground for Internal Logic. Tie to analog ground plane.

**D15 to D0 (Pins 11 to 26):** Three-State Data Outputs. D15 is the Most Significant Bit.

**BUSY** (**Pin 27**): The BUSY output shows the converter status. It is low when a conversion is in progress. Data is valid on the rising edge of BUSY.

**OGND (Pin 28):** Digital Ground for Output Drivers.

 $OV_{DD}$  (Pin 29): Digital Power Supply for Output Drivers. Bypass to OGND with 10μF tantalum in parallel with 0.1μF ceramic.

**RD** (**Pin 30**): Read Input. A logic low enables the output drivers when  $\overline{\text{CS}}$  is low.

**CONVST (Pin 31):** Conversion Start Signal. This active low signal starts a conversion on its falling edge when  $\overline{CS}$  is low.

**CS (Pin 32):** The Chip Select Input. Must be low for the ADC to recognize  $\overline{\text{CONVST}}$  and  $\overline{\text{RD}}$  inputs.

SHDN (Pin 33): Power Shutdown. Drive this pin low with CS low for nap mode. Drive this pin low with CS high for sleep mode.

**V<sub>SS</sub> (Pin 34):** -5V Negative Supply. Bypass to AGND with  $10\mu F$  tantalum in parallel with  $0.1\mu F$  ceramic.


AV<sub>DD</sub> (Pin 35): 5V Analog Power Supply. Bypass to AGND with  $10\mu F$  tantalum in parallel with  $0.1\mu F$  ceramic.

**AV<sub>DD</sub>** (Pin 36): 5V Analog Power Supply. Bypass to AGND with  $10\mu$ F tantalum in parallel with  $0.1\mu$ F ceramic and connect this pin to Pin 35 with a  $10\Omega$  resistor.






# **FUNCTIONAL BLOCK DIAGRAM**




# **TEST CIRCUITS**

**Load Circuits for Access Timing** 



#### **Load Circuits for Output Float Delay**



# APPLICATIONS INFORMATION

#### **CONVERSION DETAILS**

The LTC1608 uses a successive approximation algorithm and internal sample-and-hold circuit to convert an analog signal to a 16-bit parallel output. The ADC is complete with a sample-and-hold, a precision reference and an internal clock. The control logic provides easy interface to microprocessors and DSPs. (Please refer to the Digital Interface section for the data format.)

Conversion start is controlled by the  $\overline{\text{CS}}$  and  $\overline{\text{CONVST}}$  inputs. At the start of the conversion, the successive approximation register (SAR) resets. Once a conversion cycle has begun, it cannot be restarted.

During the conversion, the internal differential 16-bit capacitive DAC output is sequenced by the SAR from the Most Significant Bit (MSB) to the Least Significant Bit (LSB). Referring to Figure 1, the  $A_{IN}^{+}$  and  $A_{IN}^{-}$  inputs are acquired during the acquire phase and the comparator offset is nulled by the zeroing switches. In this acquire phase, a duration of 480ns will provide enough time for the sample-and-hold capacitors to acquire the analog signal. During the convert phase, the comparator zeroing switches open, putting the comparator into compare mode. The input switches connect the  $C_{SMPL}$  capacitors to ground, transferring the differential analog input charge onto the summing junctions. This input charge is successively






Figure 1. Simplified Block Diagram

compared with the binary-weighted charges supplied by the differential capacitive DAC. Bit decisions are made by the high speed comparator. At the end of a conversion, the differential DAC output balances the  $A_{IN}^{+}$  and  $A_{IN}^{-}$  input charges. The SAR contents (a 16-bit data word) which represent the difference of  $A_{IN}^{+}$  and  $A_{IN}^{-}$  are loaded into the 16-bit output latches.

#### **DIGITAL INTERFACE**

The A/D converter is designed to interface with microprocessors as a memory mapped device. The  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  control inputs are common to all peripheral memory interfacing. A separate  $\overline{\text{CONVST}}$  is used to initiate a conversion.

#### **Internal Clock**

The A/D converter has an internal clock that runs the A/D conversion. The internal clock is factory trimmed to achieve a typical conversion time of  $1.45\mu s$  and a maximum conversion time of  $1.8\mu s$  over the full temperature range. No external adjustments are required. The guaranteed maximum acquisition time is 400ns. In addition, a throughput time (acquisition + conversion) of  $2\mu s$  and a minimum sampling rate of 500ksps are guaranteed.

#### 3V Input/Output Compatible

The LTC1608 operates on  $\pm 5V$  supplies, which makes the device easy to interface to 5V digital systems. This device can also talk to 3V digital systems: the digital input pins (SHDN,  $\overline{CS}$ ,  $\overline{CONVST}$  and  $\overline{RD}$ ) of the LTC1608 recognize 3V or 5V inputs. The LTC1608 has a dedicated output supply pin ( $OV_{DD}$ ) that controls the output swings of the digital output pins (D0 to D15,  $\overline{BUSY}$ ) and allows the part to talk to either 3V or 5V digital systems. The output is two's complement binary.

#### **Power Shutdown**

The LTC1608 provides two power shutdown modes, Nap and Sleep, to save power during inactive periods. The Nap mode reduces the power by 95% and leaves only the digital logic and reference powered up. The wake-up time from Nap to active is 200ns. In Sleep mode, all bias currents are shut down and only leakage current remains (about  $1\mu A$ ). Wake-up time from Sleep mode is much longer since the reference circuit must power up and settle. Sleep mode wake-up time is dependent on the value of the capacitor connected to the REFCOMP (Pin 4). The wake-up time is 80ms with the recommended  $22\mu F$  capacitor.

Shutdown is controlled by Pin 33 (SHDN). The ADC is in shutdown when SHDN is low. The shutdown mode is selected with Pin 32 (CS). When SHDN is low, CS low selects nap and CS high selects sleep.




Figure 2a. Nap Mode to Sleep Mode Timing




Figure 2b. SHDN to CONVST Wake-Up Timing






Figure 3. CS top CONVST Setup Timing




Figure 4. Change in DNL vs CONVST Low Time. Be Sure the CONVST Pulse Returns High Early in the Conversion or After the End of Conversion

# **Timing and Control**

Conversion start and data read operations are controlled by three digital inputs: CONVST, CS and RD. A falling edge applied to the CONVST pin will start a conversion after the ADC has been selected (i.e., CS is low). Once initiated, it cannot be restarted until the conversion is complete. Converter status is indicated by the BUSY output. BUSY is low during a conversion.

We recommend using a narrow logic low or narrow logic high CONVST pulse to start a conversion as shown in Figures 5 and 6. A narrow low or high CONVST pulse prevents the rising edge of the CONVST pulse from upsetting the critical bit decisions during the conversion time. Figure 4 shows the change of the differential nonlinearity error versus the low time of the CONVST pulse. As shown, if CONVST returns high early in the conversion (e.g., CONVST low time < 300ns), accuracy is unaffected. Similarly, if CONVST returns high after the conversion is over

(e.g.,  $\overline{\text{CONVST}}$  low time >t<sub>CONV</sub>), accuracy is unaffected. For best results, keep t<sub>5</sub> less than 500ns or greater than t<sub>CONV</sub>.

Figures 5 through 9 show several different modes of operation. In modes 1a and 1b (Figures 5 and 6),  $\overline{CS}$  and RD are both tied low. The falling edge of  $\overline{CONVST}$  starts the conversion. The data outputs are always enabled and data can be latched with the  $\overline{BUSY}$  rising edge. Mode 1a shows operation with a narrow logic low  $\overline{CONVST}$  pulse. Mode 1b shows a narrow logic high  $\overline{CONVST}$  pulse.

In mode 2 (Figure 7) CS is tied low. The falling edge of CONVST signal starts the conversion. Data outputs are in three-state until read by the MPU with the RD signal. Mode 2 can be used for operation with a shared data bus.

In slow memory and ROM modes (Figures 8 and 9), CS is tied low and CONVST and RD are tied together. The MPU starts the conversion and reads the output with the combined CONVST-RD signal. Conversions are started by the MPU or DSP (no external sample clock is needed).

In slow memory mode, the processor applies a logic low to  $\overline{RD}$  (=  $\overline{CONVST}$ ), starting the conversion. BUSY goes low, forcing the processor into a wait state. The previous conversion result appears on the data outputs. When the conversion is complete, the new conversion results appear on the data outputs;  $\overline{BUSY}$  goes high, releasing the processor and the processor takes  $\overline{RD}$  (=  $\overline{CONVST}$ ) back high and reads the new conversion data.


In ROM mode, the processor takes RD (= CONVST) low, starting a conversion and reading the previous conversion result. After the conversion is complete, the processor can read the new result and initiate another conversion.

#### DIFFERENTIAL ANALOG INPUTS

#### **Driving the Analog Inputs**

The differential analog inputs of the LTC1608 are easy to drive. The inputs may be driven differentially or as a single-ended input (i.e., the  $A_{IN}^-$  input is grounded). The  $A_{IN}^+$  and  $A_{IN}^-$  inputs are sampled at the same instant. Any unwanted signal that is common mode to both inputs will be reduced by the common mode rejection of the sample-and-hold circuit. The inputs draw only one small current








Figure 6. Mode 1b.  $\overline{\text{CONVST}}$  Starts a Conversion. Data Outputs Always Enabled  $(\overline{\text{CONVST}} = \_ \_ \_ \_ \_ \_)$ 




Figure 7. Mode 2.  $\overline{\text{CONVST}}$  Starts a Conversion. Data is Read by  $\overline{\text{RD}}$ 




Figure 8. Mode 2. Slow Memory Mode Timing




Figure 9. ROM Mode Timing

spike while charging the sample-and-hold capacitors at the end of conversion. During conversion, the analog inputs draw only a small leakage current. If the source impedance of the driving circuit is low, then the LTC1608 inputs can be driven directly. As source impedance increases so will acquisition time (see Figure 10). For minimum acquisition time with high source impedance, a buffer amplifier should be used. The only requirement is that the amplifier driving the analog input(s) must settle after the small current spike before the next conversion starts (settling time must be 200ns for full throughput rate).

### **Choosing an Input Amplifier**

Choosing an input amplifier is easy if a few requirements are taken into consideration. First, to limit the magnitude of the voltage spike seen by the amplifier from charging the sampling capacitor, choose an amplifier that has a low output impedance ( $<100\Omega$ ) at the closed-loop bandwidth frequency. For example, if an amplifier is used in a gain of +1 and has a unity-gain bandwidth of 50MHz, then




Figure 10. t<sub>ACQ</sub> vs Source Resistance

the output impedance at 50MHz should be less than  $100\Omega$ . The second requirement is that the closed-loop bandwidth must be greater than 15MHz to ensure adequate small-signal settling for full throughput rate. If slower op amps are used, more settling time can be provided by increasing the time between conversions.

The best choice for an op amp to drive the LTC1608 will depend on the application. Generally applications fall into two categories: AC applications where dynamic specifications are most critical and time domain applications where DC accuracy and settling time are most critical. The following list is a summary of the op amps that are suitable for driving the LTC1608. More detailed information is available in the Linear Technology databooks, the LinearView<sup>™</sup> CD-ROM and on our web site at: www.linear-tech.com.

LT $^{\$}$ 1007: Low Noise Precision Amplifier. 2.7mA supply current,  $\pm$ 5V to  $\pm$ 15V supplies, gain bandwidth product 8MHz, DC applications.

LT1097: Low Cost, Low Power Precision Amplifier.  $300\mu A$  supply current,  $\pm 5V$  to  $\pm 15V$  supplies, gain bandwidth product 0.7MHz, DC applications.

LT1227: 140MHz Video Current Feedback Amplifier. 10mA supply current,  $\pm 5V$  to  $\pm 15V$  supplies, low noise and low distortion.

LT1360: 37MHz Voltage Feedback Amplifier. 3.8mA supply current, ±5V to ±15V supplies, good AC/DC specs.

LT1363: 50MHz Voltage Feedback Amplifier. 6.3mA supply current, good AC/DC specs.

LT1364/LT1365: Dual and Quad 50MHz Voltage Feedback Amplifiers. 6.3mA supply current per amplifier, good AC/DC specs.

LT1468: 90MHz, 22V/µs 16-Bit Accurate Operational Amplifier. 3.8mA supply current, excellent DC specs and very low distortion performance to 100kHz.

LT1469: Dual 90MHz, 22V/µs 16-Bit Accurate Operational Amplifier. 4.1mA supply current, excellent DC specs and very low distortion performance to 100kHz.

#### **Input Filtering**

The noise and the distortion of the input amplifier and other circuitry must be considered since they will add to the LTC1608 noise and distortion. The small-signal bandwidth of the sample-and-hold circuit is 15MHz. Any noise or distortion products that are present at the analog inputs will be summed over this entire bandwidth. Noisy input circuitry should be filtered prior to the analog inputs to

minimize noise. A simple 1-pole RC filter is sufficient for many applications. For example, Figure 11 shows a 3000pF capacitor from  $A_{IN}^{\phantom{IN}+}$  to ground and a  $100\Omega$  source resistor to limit the input bandwidth to 530kHz. The 3000pF capacitor also acts as a charge reservoir for the input sample-and-hold and isolates the ADC input from sampling glitch sensitive circuitry. High quality capacitors and resistors should be used since these components can add distortion. NPO and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can also generate distortion from self heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.




Figure 11. RC Input Filter

### **Input Range**

The  $\pm 2.5$ V input range of the LTC1608 is optimized for low noise and low distortion. Most op amps also perform well over this same range, allowing direct coupling to the analog inputs and eliminating the need for special translation circuitry.

Some applications may require other input ranges. The LTC1608 differential inputs and reference circuitry can accommodate other input ranges often with little or no additional circuitry. The following sections describe the reference and input circuitry and how they affect the input range.

#### **Internal Reference**

The LTC1608 has an on-chip, temperature compensated, curvature corrected, bandgap reference that is factory trimmed to 2.500V. It is connected internally to a reference amplifier and is available at  $V_{REF}$  (Pin 3) (see Figure 12a).

LinearView is a trademark of Linear Technology Corporation.






Figure 12a. LTC1608 Reference Circuit




Figure 12b. Using the LT1019-2.5 as an External Reference

A 7.5k resistor is in series with the output so that it can be easily overdriven by an external reference or other circuitry (see Figure 12b). The reference amplifier gains the voltage at the  $V_{REF}$  pin by 1.75 to create the required internal reference voltage. This provides buffering between the  $V_{REF}$  pin and the high speed capacitive DAC. The reference amplifier compensation pin (REFCOMP, Pin 4) must be bypassed with a capacitor to ground. The reference amplifier is stable with capacitors of  $22\mu F$  or greater. Using a  $0.1\mu F$  ceramic in parallel is recommended.

The  $V_{REF}$  pin can be driven with a DAC or other means shown in Figure 13. This is useful in applications where the peak input signal amplitude may vary. The input span of the ADC can then be adjusted to match the peak input signal, maximizing the signal-to-noise ratio. The filtering of the internal LTC1608 reference amplifier will limit the bandwidth and settling time of this circuit. A settling time of 20ms should be allowed for after a reference adjustment.




Figure 13. Driving V<sub>REF</sub> with a DAC

#### **Differential Inputs**

The LTC1608 has a unique differential sample-and-hold circuit that allows rail-to-rail inputs. The ADC will always convert the difference of  $A_{IN}^{+}-A_{IN}^{-}$  independent of the common mode voltage (see Figure 15a). The common mode rejection holds up to extremely high frequencies (see Figure 14a). The only requirement is that both inputs can not exceed the  $AV_{DD}$  or  $V_{SS}$  power supply voltages. Integral nonlinearity errors (INL) and differential nonlinearity errors (DNL) are independent of the common mode voltage, however, the bipolar zero error (BZE) will vary. The change in BZE is typically less than 0.1% of the common mode voltage. Dynamic performance is also affected by the common mode voltage. THD will degrade as the inputs approach either power supply rail, from 96dB with a common mode of OV to 86dB with a common mode of 2.5V or -2.5V.




Figure 14a. CMRR vs Input Frequency



Differential inputs allow greater flexibility for accepting different input ranges. Figure 14b shows a circuit that converts a 0V to 5V analog input signal with only an additional buffer that is not in the signal path.




Figure 14b. Selectable OV to 5V or ±2.5V Input Range

#### **Full-Scale and Offset Adjustment**

Figure 15a shows the ideal input/output characteristics for the LTC1608. The code transitions occur midway between successive integer LSB values (i.e., -FS + 0.5LSB, -FS + 1.5LSB, -FS + 2.5LSB,... FS - 1.5LSB, FS - 0.5LSB). The output is two's complement binary with  $1LSB = FS - (-FS)/65536 = 5V/65536 = 76.3\mu V$ .

In applications where absolute accuracy is important, offset and full-scale errors can be adjusted to zero. Offset error must be adjusted before full-scale error. Figure 15b shows the extra components required for full-scale error adjustment. Zero offset is achieved by adjusting the offset applied to the  $A_{IN}^-$  input. For zero offset error, apply  $-38\mu V$  (i.e., -0.5LSB) at  $A_{IN}^+$  and adjust the offset at the  $A_{IN}^-$  input by varying the output voltage of pin  $V_{OUTA}$  from the LTC1662 until the output code flickers between 0000 0000 0000 0000 and 1111 1111 1111 1111. For full-scale adjustment, an input voltage of 2.499886V (FS/2-1.5LSBs) is applied to  $A_{IN}^+$  and the output voltage of pin  $V_{OUTB}$  is adjusted until the output code flickers between 0111 1111 1111 1111 and 0111 1111 1111.

#### **BOARD LAYOUT AND GROUNDING**

Wire wrap boards are not recommended for high resolution or high speed A/D converters. To obtain the best performance from the LTC1608, a printed circuit board with




Figure 15a. LTC1608 Transfer Characteristics




Figure 15b. Offset and Full-Scale Adjust Circuit

ground plane is required. Layout should ensure that digital and analog signal lines are separated as much as possible. Particular care should be taken not to run any digital track alongside an analog signal track or underneath the ADC. The analog input should be screened by AGND.

An analog ground plane separate from the logic system ground should be established under and around the ADC. Pin 5 to Pin 8 (AGNDs), Pin 10 (ADC's DGND) and all other analog grounds should be connected to this single analog ground point. The REFCOMP bypass capacitor and the DV\_DD bypass capacitor should also be connected to this analog ground plane. No other digital grounds should be connected to this analog ground plane. Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC and the foil width for these tracks should be as wide as possible. In



applications where the ADC data outputs and control signals are connected to a continuously active microprocessor bus, it is possible to get errors in the conversion results. These errors are due to feedthrough from the microprocessor to the successive approximation comparator. The problem can be eliminated by forcing the microprocessor into a WAIT state during conversion or by using three-state buffers to isolate the ADC data bus. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.

The LTC1608 has differential inputs to minimize noise coupling. Common mode noise on the  $A_{IN}^+$  and  $A_{IN}^-$  leads will be rejected by the input CMRR. The  $A_{IN}^-$  input can be used as a ground sense for the  $A_{IN}^+$  input; the LTC1608 will hold and convert the difference voltage between  $A_{IN}^+$  and  $A_{IN}^-$ . The leads to  $A_{IN}^+$  (Pin 1) and  $A_{IN}^-$  (Pin 2) should be kept as short as possible. In applications where this is not possible, the  $A_{IN}^+$  and  $A_{IN}^-$  traces should be run side by side to equalize coupling.

#### SUPPLY BYPASSING

High quality, low series resistance ceramic,  $10\mu F$  or  $22\mu F$  bypass capacitors should be used at the  $V_{DD}$  and REFCOMP pins as shown in Figure 16 and in the Typical Application on the first page of this data sheet. Surface mount ceramic capacitors such as Taiyo Yuden's LMK325BJ106MN and LMK432BJ226MM provide excellent bypassing in a small board space. Alternatively,  $10\mu F$  tantalum capacitors in parallel with  $0.1\mu F$  ceramic capacitors can be used. Bypass capacitors must be located as close to the pins as possible. The traces connecting the pins and the bypass capacitors must be kept short and should be made as wide as possible.

#### **EXAMPLE LAYOUT**

Figures 17a, 17b, 17c, 17d and 17e show the schematic and layout of an evaluation board. The layout demonstrates the proper use of decoupling capacitors and ground plane with a 4-layer printed circuit board.

#### **DC PERFORMANCE**

The noise of an ADC can be evaluated in two ways: signalto-noise raio (SNR) in frequency domain and histogram in time domain. The LTC1608 excels in both, Figure 19a demonstrates that the LTC1608 has an SNR of over 90dB in frequency domain. The noise in the time domain histogram is the transition noise associated with a high resolution ADC which can be measured with a fixed DC signal applied to the input of the ADC. The resulting output codes are collected over a large number of conversions. The shape of the distribution of codes will give an indication of the magnitude of the transition noise. In Figure 18, the distribution of output codes is shown for a DC input that has been digitized 4096 times. The distribution is Gaussian and the RMS code transition noise is about 0.66LSB. This corresponds to a noise level of 90.9dB relative to full scale. Adding to that the theoretical 98dB of quantization error for 16-bit ADC, the resultant corresponds to an SNR level of 90.1dB which correlates very well to the frequency domain measurements in Dynamic Performance section.

#### DYNAMIC PERFORMANCE

The LTC1608 has excellent high speed sampling capability. Fast fourier transform (FFT) test techniques are used to test the ADC's frequency response, distortions and




Figure 16. Power Supply Grounding Practice






Figure 17a. LTC1608 Suggested Evaluation Circuit Schematic




Figure 17b. Suggested Evaluation Circuit Board. Component Side Silkscreen and Signal Traces




Figure 17d. Suggested Evaluation Circuit Board. Inner Layer 1 Showing Separate Analog and Digital Ground Planes




Figure 18. Histogram for 4096 Conversions




Figure 17c. Suggested Evaluation Circuit Board. Bottom Side Showing Signal Traces




Figure 17e. Suggested Evaluation Circuit Board. Inner Layer 2 Showing Separate Analog and Digital Ground Planes

noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental. Figures 19a and 19b show typical LTC1608 FFT plots.

#### Signal-to-Noise Ratio

The signal-to-noise plus distortion ratio [S/(N + D)] is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency components at the A/D output. The output is band limited to frequencies from above DC and below half the sampling frequency. Figure 19a shows a typical spectral content with a 500kHz sampling rate and a 3kHz input.




Figure 19a. This FFT of the LTC1608's Conversion of a Full-Scale 3kHz Sine Wave Shows Outstanding Response with a Very Low Noise Floor When Sampling at 500ksps




Figure 19b. Even with Inputs at 100kHz, the LTC1608's Dynamic Linearity Remains Robust

The dynamic performance is excellent for input frequencies up to and beyond the Nyquist limit of 250kHz.

#### **Effective Number of Bits**

The effective number of bits (ENOBs) is a measurement of the resolution of an ADC and is directly related to the S/(N + D) by the equation:

$$ENOB = [S/(N + D) - 1.76]/6.02$$

where ENOB is the effective number of bits of resolution and S/(N + D) is expressed in dB. At the maximum sampling rate of 500kHz, the LTC1608 maintains above 14 bits up to the Nyquist input frequency of 250kHz (refer to Figure 20).




Figure 20. Effective Bits and Signal/(Noise + Distortion) vs Input Frequency

#### **Total Harmonic Distortion**

Total harmonic distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency. THD is expressed as:

THD = 
$$20 \text{Log} \frac{\sqrt{V2^2 + V3^2 + V4^2 + ...Vn^2}}{V1}$$

where V1 is the RMS amplitude of the fundamental frequency and V2 through Vn are the amplitudes of the second through nth harmonics. THD vs Input Frequency is shown in Figure 21. The LTC1608 has good distortion performance up to the Nyquist frequency and beyond.

#### Intermodulation Distortion

If the ADC input signal consists of more than one spectral component, the ADC transfer function nonlinearity can produce intermodulation distortion (IMD) in addition to THD. IMD is the change in one sinusoidal input caused by the presence of another sinusoidal input at a different frequency.

If two pure sine waves of frequencies fa and fb are applied to the ADC input, nonlinearities in the ADC transfer function can create distortion products at the sum and difference frequencies of mfa  $\pm$ nfb, where m and n = 0, 1, 2, 3, etc. For example, the 2nd order IMD terms include




Figure 21. Distortion vs Input Frequency




Figure 22. Intermodulation Distortion Plot

(fa  $\pm$  fb). If the two input sine waves are equal in magnitude, the value (in decibels) of the 2nd order IMD products can be expressed by the following formula:

$$IMD(fa \pm fb) = 20Log \frac{Amplitude at (fa \pm fb)}{Amplitude at fa}$$

#### **Peak Harmonic or Spurious Noise**

The peak harmonic or spurious noise is the largest spectral component excluding the input signal and DC. This value is expressed in decibels relative to the RMS value of a full-scale input signal.


#### **Full-Power and Full-Linear Bandwidth**


The full-power bandwidth is that input frequency at which the amplitude of the reconstructed fundamental is reduced by 3dB for a full-scale input signal.

The full-linear bandwidth is the input frequency at which the S/(N + D) has dropped to 84dB (13.66 effective bits). The LTC1608 has been designed to optimize input bandwidth, allowing the ADC to undersample input signals with frequencies above the converter's Nyquist Frequency. The noise floor stavs very low at high frequencies: S/(N + D) becomes dominated by distortion at frequencies far beyond Nyquist.

# PACKAGE DESCRIPTION

#### G Package 36-Lead Plastic SSOP (5.3mm) (Reference LTC DWG # 05-08-1640)





 $<sup>\</sup>frac{7.65 - 7.90}{(.301 - .311)}$ 




\*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .152mm (.006") PER SIDE

\*DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED .254mm (.010") PER SIDE



# TYPICAL APPLICATION

Using the LTC1608 and Two LTC1391s as an 8-Channel Differential 16-Bit ADC System



# **RELATED PARTS**

### **SAMPLING ADCs**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1410	12-Bit, 1.25Msps, ±5V ADC	71.5dB SINAD at Nyquist, 150mW Dissipation
LTC1415	12-Bit, 1.25Msps, Single 5V ADC	55mW Power Dissipation, 72dB SINAD
LTC1418	14-Bit, 200ksps, Single 5V ADC	15mW, Serial/Parallel ±10V
LTC1419	Low Power 14-Bit, 800ksps ADC	True 14-Bit Linearity, 81.5dB SINAD, 150mW Dissipation
LTC1604	16-Bit, 333ksps, ±5V ADC	90dB SINAD, 220mW Power Dissipation, Pin Compatible with LTC1608
LTC1605	16-Bit, 100ksps, Single 5V ADC	±10V Inputs, 55mW, Byte or Parallel I/O, Pin Compatible with LTC1606
LTC1606	16-Bit, 250ksps, Single 5V ADC	±10V Inputs, 75mW, Byte or Parallel I/O, Pin Compatible with LTC1605

#### **DACs**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1595	16-Bit Serial Multiplying I <sub>OUT</sub> DAC in SO-8	±1LSB Max INL/DNL, Low Glitch, DAC8043 16-Bit Upgrade
LTC1596	16-Bit Serial Multiplying I <sub>OUT</sub> DAC	±1LSB Max INL/DNL, Low Glitch, AD7543/DAC8143 16-Bit Upgrade
LTC1597/LTC1591	16-Bit/14-Bit Parallel, Multiplying DACs	±1LSB Max INL/DNL, Low Glitch, 4 Quadrant Resistors
LTC1650	16-Bit Serial V <sub>OUT</sub> DAC	Low Power, Low Gritch, 4-Quadrant Multiplication