
# **ABSOLUTE MAXIMUM RATINGS**

(Note 1)

V <sub>IN</sub> , EN/UV, PG	100V
IND, V <sub>OUT</sub> ,	
SYNC/MODE	
FB, TR/SS	4V
Operating Junction Temperature Range	
LT8631EFE (Note 2)	.–40°C to 125°C
LT8631IFE (Note 2)	.–40°C to 125°C
LT8631HFE (Note 2)	.–40°C to 150°C
Storage Temperature Range	.–65°C to 150°C

# PIN CONFIGURATION



# ORDER INFORMATION http://www.linear.com/product/LT8631#orderinfo

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT8631EFE#PBF	LT8631EFE#TRPBF	LT8631FE	20-Lead Plastic TSSOP	-40°C to 125°C
LT8631IFE#PBF	LT8631IFE#TRPBF	LT8631FE	20-Lead Plastic TSSOP	-40°C to 125°C
LT8631HFE#PBF	LT8631HFE#TRPBF	LT8631FE	20-Lead Plastic TSSOP	-40°C to 150°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>J</sub> = 25°C. V<sub>IN</sub> = 15V, V<sub>EN/UV</sub> = 2V, unless otherwise specified. (Note 2)

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
EN/UV Voltage Threshold	V <sub>EN/UV</sub> Rising		1.14	1.19	1.24	V
EN/UV Voltage Hysterisis			9	17	25	mV
EN/UV Input Current				5	100	nA
V <sub>IN</sub> Undervoltage Lockout	V <sub>FB</sub> = 0.9V		2.74	2.8	3.05	V
Quiescent Current from V <sub>IN</sub>				5 16 3.6	7 30 5.6	μΑ μΑ μΑ
Quiescent Current from V <sub>IN</sub>		•		5 16 3.6	25 64 22	μΑ μΑ μΑ
Quiescent Current from V <sub>OUT</sub>	$V_{FB} = 0.9V, V_{VOUT} = 5V$			10	45	μA
V <sub>IN</sub> Current in Regulation	$ \begin{array}{l} V_{VOUT} = 5V, \ I_{LOAD} = 100 \mu A \\ V_{VOUT} = 5V, \ V_{SYNC/MODE} = 2V, \ I_{LOAD} = 100 \mu A \\ V_{VOUT} = 5V, \ I_{LOAD} = 1 m A \end{array} $			90 180 475	160 350 650	μΑ μΑ μΑ
Feedback Bias Current	$V_{FB} = 0.8V$		-25	-15		nA
Feedback Voltage (V <sub>FBREF</sub> )	V <sub>VOUT</sub> = 5V, I <sub>LOAD</sub> = 100mA	•	796	808	820	mV
Feedback Voltage Line Regulation Feedback Voltage Load Regulation	$V_{\rm IN}$ = 7V to 100V, $V_{\rm OUT}$ = 5V, $I_{\rm LOAD}$ = 500mA $V_{\rm IN}$ = 15V, $V_{\rm OUT}$ = 5V, $I_{\rm LOAD}$ = 100mA to 1A		-1.5	0.01 0.3	0.2	%/V %/A
Track/Soft-Start Source Current	$V_{FB} = 0.9V, V_{TR/SS} = 0V$		-6.5	-4.5	-2.5	μA
Track/Soft-Start VOH	$V_{FB} = 0.9V$		2.9	3.0	3.2	V
Track/Soft-Start Sink Current	$V_{FB} = 0.7V, V_{TR/SS} = 1V$		15	30	45	μA
Track/Soft-Start VOL	$V_{FB} = 0V$			50	75	mV
Track/Soft-Start to Feedback Offset	$V_{TR/SS} = 0.4V, V_{VOUT} = 5V, I_{LOAD} = 100 \text{mA}$		-25	5	25	mV
Track/Soft-Start Sink Current POR (Note 4)	$V_{FB} = 0.9V, V_{TR/SS} = 0.2V$		180	230		μA
PG Leakage Current	$V_{FB} = 0V, V_{PG} = 100V$		-200	0	200	nA
PG Lower Threshold % of $V_{\text{FBREF}}$ (Note 5)	V <sub>FB</sub> Rising		-10.5	-7.5	-4.5	%
PG Upper Threshold % of $V_{\text{FBREF}}$ (Note 5)	V <sub>FB</sub> Falling		4.5	7.5	10.5	%
PG Hysterisis (Note 5)			1.4	1.9	2.3	%
PG Sink Current	$V_{FB} = 0.7V, V_{PG} = 0.2V$			980		μA
Switching Frequency	$ \begin{array}{l} {R_{RT}} = \! 187 k\Omega,  V_{VOUT} = 5 V,  I_{LOAD} = 100 \text{mA} \\ {R_{RT}} = 19.6 k\Omega,  V_{VOUT} = 5 V,  I_{LOAD} = 100 \text{mA} \\ {R_{RT}} = 8.66 k\Omega,  V_{VOUT} = 5 V,  I_{LOAD} = 100 \text{mA} \end{array} $	•	75 460 925	100 500 1000	125 540 1075	kHz kHz kHz
Minimum Switch ON Time	$V_{IN}$ = 15V to 25V, $R_{RT}$ = 8.66k $\Omega$ , $V_{VOUT}$ = 1.5V, $I_{LOAD}$ = 500mA			100	120	ns
Minimum Switch OFF Time	$V_{IN} = 5V, R_{RT} = 8.66 k\Omega, V_{VOUT} = 5V, I_{LOAD} = 500 mA$			190		ns
IND to V <sub>OUT</sub> Burst Current (Note 6)				280		mA
IND to V <sub>OUT</sub> Peak Current (Note 7)			1.4	2.1	2.8	A
Maximum V <sub>OUT</sub> Current in Regulation	$ \begin{array}{l} V_{IN} = 7.5 V, \ R_{RT} = 19.6 k \Omega, \ V_{VOUT} = 5 V, \ L = 15 \mu H \\ V_{IN} = 50 V, \ R_{RT} = 19.6 k \Omega, \ V_{VOUT} = 5 V, \ L = 15 \mu H \end{array} $	•	1.00 1.2	1.35 1.8	1.8 2.4	A A
Switch Pin Leakage Current				50 0.5	500 2.0	nA μA
Top Switch On-Resistance				775		mΩ
Bottom Switch On-Resistance				550		mΩ
BST Pin Current	V <sub>BST</sub> = 18V			180		μA

# ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at  $T_J = 25^{\circ}C$ .  $V_{IN} = 15V$ ,  $V_{EN/UV} = 2V$ , unless otherwise specified. (Note 2)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
BST Pin Threshold (Note 8)			2.4		V
SYNC/MODE Pin Current	V <sub>SYNC/MODE</sub> = 3V	2	3.4	5.5	μA
SYNC/MODE Threshold		1.0	1.5	2.0	V
Synchronization Range		100		1000	kHz

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LT8631EFE is guaranteed to meet performance specifications from 0°C to 125°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT8631IFE is guaranteed over the full -40°C to 125°C operating junction temperature range. The LT8631HFE is guaranteed over the full -40°C to 125°C operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C.

**Note 3:** The LT8631 includes overtemperature protection that is intended to protect the device during thermal overload conditions. Internal junction temperature will exceed 150°C when the overtemperature circuitry is active.


**Note 4:** An internal power on reset (POR) latch is set on the positive transition of the EN/UV pin through its threshold or thermal shutdown. The output of the latch activates a current source on the TR/SS pin which typically sinks 230µA while discharging the TR/SS capacitor. The latch is reset when the TR/SS pin is driven below the soft-start POR threshold or the EN/UV pin is taken below its threshold.


**Note 5:** The threshold is expressed as a percentage of the feedback reference voltage.


**Note 6:** The IND to  $V_{OUT}$  burst current is defined as the maximum value of current flowing from the IND pin to the  $V_{OUT}$  during a switch cycle when operating in Burst Mode.


**Note 7:** The IND to  $V_{OUT}$  peak current is defined as the maximum value of current flowing from the IND pin to the  $V_{OUT}$  during a switch cycle.


**Note 8:** The BST pin threshold is defined as the minimum voltage between the BST and SW pins to keep the top switch on. If the the voltage falls below the threshold when the top switch is on, a minimum switch off pulse will be generated.














**Shutdown Supply Current** 








VIN Undervoltage Lockout





**Reference Voltage** 



















**Peak Switch Current** 

















0


0.1 0.2 0.3 0.4 0.5 0.6 0.7

LOAD CURRENT (A)


0.8 0.9 1

8631 G25


# Burst Waveforms



### **Switching Waveforms**




Load Transient Response



### VIN 20V/DIV VOUT 200mV/DIV VOUT 200mV/DIV EXAMPLE APPLICATION 12V to 100V INPUT VOLTAGE TRANSIENT LOAD = 100MA COUT = 2 × 47µF

Input Voltage Transient Response

### Start-Up Dropout Performance



# PIN FUNCTIONS

 $V_{IN}$  (Pin 1): The V<sub>IN</sub> pin powers the internal control circuitry and is monitored by an undervoltage lockout comparator. The V<sub>IN</sub> pin is also connected to the drain of the on chip power switch. The V<sub>IN</sub> pin has high dI/dt edges and must be decoupled to the GND pin of the device. The input decouple capacitor should be placed as close as possible to the V<sub>IN</sub> and GND pins.

**EN/UV (Pin 3):** The EN/UV pin is used to enable the LT8631 or to program the undervoltage lockout threshold with external resistors. The LT8631 is in shutdown mode( $I_Q < 5\mu A$ ) when the EN/UV pin voltage is below 1.19V and active mode when the voltage exceeds 1.19V. Tie EN/UV to the  $V_{IN}$  pin if the EN/UV feature isn't required.

**PG (Pin 5):** The PG pin is an open drain output that sinks current when the feedback voltage deviates from the regulation point by  $\pm 7.5\%$ . The PG pin has 1.9% of hysteresis.

NC6 (Pin 6): No Internal Connection. Leave this pin open or connect to GND.

**SYNC/MODE (Pin 7):** The voltage present at the SYNC/ MODE pin determines the LT8631 operating mode. Ground this pin for low ripple Burst Mode operation at low output loads. Apply a DC voltage greater than the SYNC/MODE threshold for pulse-skipping operation at low output loads. The LT8631 will synchronize it's switching frequency to an external clock applied to the SYNC/MODE pin. The external clock signal must have a duty cycle between 20% and 80% and be within the specified frequency range. The LT8631 will operate in pulse-skipping mode when the SYNC/MODE pin is driven with an external clock.

**RT (Pin 8):** A resistor with a value between 8.66k and 187k must be connected between the RT pin and the GND pin. The  $R_T$  resistor sets the switching frequency. Do not leave this pin floating.

**NC9 (Pin 9):** No Internal Connection. Leave this pin open or connect to GND.

**TR/SS (Pin 10):** A capacitor with a minimum value of 100pF must be connected between the TR/SS pin and the GND

pin. The voltage ramp rate on the TR/SS pin determines the output voltage ramp rate. This pin can also be used for voltage tracking. Do not leave this pin floating.

**FB (Pin 11):** The FB pin is the negative input to the error amplifier. The output switches to regulate this pin to 0.808V with respect to the GND pin.

 $V_{OUT}$  (Pin 12): The V<sub>OUT</sub> pin is the output to the internal sense resistor that measures current flowing in the inductor. Connect the output capacitor from the V<sub>OUT</sub> pin to the GND pin.

**NC13 (Pin 13):** No Internal Connection. Leave this pin open or connect to GND.

**IND (Pin 14):** The IND pin is the input to the internal sense resistor that measures current flowing in the inductor.

**NC15 (Pin 15):** No Internal Connection. Leave this pin open or connect to GND.

**INTV<sub>CC</sub> (Pin 16):** The INTV<sub>CC</sub> pin is the bypass pin for the internal 3V regulator. Connect a  $2.2\mu$ F bypass capacitor from the INTV<sub>CC</sub> pin to the GND pin. Do not load the INTV<sub>CC</sub> pin with external circuitry.

**BST (Pin 18):** The BST pin is used to provide a drive voltage, higher than the  $V_{IN}$  voltage, to the topside power switch. Place a  $0.1\mu$ F capacitor between the BST and SW pins as close as possible to the device.

**SW (Pin 20):** The SW pin is the output of the internal power switches. Place the inductor and BST capacitor as close as possible to keep the SW PCB trace short.

**GND (Exposed Pad Pin 21):** The exposed pad GND pin is the *ONLY GROUND CONNECTION* for the device. The exposed pad should be soldered to a large copper area to reduce thermal resistance. The GND pin also serves as small signal ground. For ideal operation all small signal ground paths should connect to the GND pin at a single point avoiding any high current ground returns.

# **BLOCK DIAGRAM**




Figure 1. Block Diagram

# OPERATION

The LT8631 is a monolithic, constant frequency, current mode step-down DC/DC converter. When the voltage on the EN/UV pin is below its 1.19V threshold, the LT8631 is shutdown and draws less than  $5\mu$ A from the input supply. When the EN/UV pin is driven above 1.19V, the internal bias circuits turn on generating an internal regulated voltage, 0.808V feedback reference, a 4.5 $\mu$ A soft-start current reference, and a power on reset (POR) signal.

During power-up the POR signal is set and in turn sets the soft-start latch. When the soft-start latch is set, the TR/SS pin will be discharged to ground to ensure proper start-up operation. When the TR/SS pin drops below 50mV, the

soft-start latch is reset. Once the latch is reset the soft-start capacitor starts to charge with a typical value of  $4.5\mu$ A.

The error amplifier is a transconductance amplifier that compares the FB pin voltage to the lowest voltage present at either the TR/SS pin or an internal 0.808V reference. Since the TR/SS pin is driven by a constant current source, a single capacitor on the soft-start pin will generate a controlled linear ramp on the output voltage. The voltage on the output of the error amplifier (internal V<sub>C</sub> node in Figure 1) sets the peak current of each switch cycle and also determines when to enable low quiescent current burst mode operation.

# OPERATION

The internal oscillator generates a clock signal at a frequency determined by the resistor connected from the RT pin to ground. Alternatively, if a synchronization signal is detected by the LT8631 SYNC/MODE pin, the internal clock will be generated at the incoming frequency on the rising edge of the synchronization pulse.

When the voltage on the  $V_{C}$  node rises above the switching threshold, the clock set-pulse sets the driver flip-flop, which turns on the internal top power switch. This causes current from V<sub>IN</sub>, through the top switch, inductor, and internal sense resistor, to increase. When the voltage drop across the internal sense resistor exceeds a predetermined level set by the voltage on the internal V<sub>C</sub> node, the flip-flop is reset and the internal top switch is turned off. Once the top switch is turned off the inductor will drive the voltage at the SW pin low. The synchronous power switch will turn on, decreasing the current in the inductor, until the next clock cycle or the inductor current falls to zero. However, if the internal sense resistor voltage exceeds the predetermined level at the start of a clock cycle, the flip-flop will not be set resulting in a further decrease in the inductor current. Alternatively, if the current through the inductor doesn't exceed the current demanded by the  $V_{\rm C}$  voltage during the clock cycle, the top switch will stay on until the required current is reached or the voltage on the boost pin falls below its minimum required value. Since the output current is controlled by the internal  $V_{C}$ voltage, output regulation is achieved by the error amplifier continuously adjusting the  $V_{\rm C}$  voltage.

The regulators' maximum output current occurs when the internal V<sub>C</sub> node is driven to its maximum clamp value by the error amplifier. The value of the typical maximum switch current is 2A. If the current demanded by the output exceeds the maximum current dictated by the internal V<sub>C</sub> clamp, the TR/SS pin will be discharged, lowering the regulation point until the output voltage can be supported by the maximum current. Once the overload condition is removed, the regulator will soft-start from the overload regulation point.

EN/UV pin control or thermal shutdown will set the softstart latch, resulting in a complete soft-start sequence.

Comparators monitoring the FB pin voltage will pull the PG pin low if the output voltage varies more the  $\pm 7.5\%$  from the feedback reference voltage. The PG comparators have 1.9% of hysteresis.

In light load situations (low V<sub>C</sub> voltage), the LT8631 operates in Burst Mode to optimize efficiency. Between bursts, all circuitry associated with controlling the output switch is shut down, reducing the input supply current to 16 $\mu$ A. In a typical application, 16 $\mu$ A will be consumed from the input supply when regulating with no load. The SYNC/ MODE pin is tied low to use Burst Mode operation and can be tied to a logic high to use pulse-skipping mode. During pulse-skipping mode and light loads, switch pulses are skipped to regulate the output and the quiescent current will be typically several hundred  $\mu$ A.

To improve efficiency across all loads, supply current to internal circuitry is sourced from the  $V_{OUT}$  pin when it's biased at 3.5V or above. If the  $V_{OUT}$  pin is below 3.5V the internal supply current is sourced from  $V_{IN}$ .

### Achieving Low Quiescent Current

To enhance efficiency at light loads, the LT8631 operates in low ripple Burst Mode operation, which keeps the output capacitor charged to the desired output voltage while minimizing the input quiescent current and output voltage ripple. In Burst Mode operation the LT8631 delivers single small pulses of current to the output capacitor followed by sleep periods where the output power is supplied by the output capacitor. While in sleep mode the LT8631 typically consumes 16µA.

As the output load decreases, the frequency of single current pulses decreases (see Figure 2) and the percentage of time the LT8631 is in sleep mode increases, resulting in much higher light load efficiency than for typical converters. By maximizing the time between pulses, the converter quiescent current approaches  $16\mu$ A for a typical application when there is no output load. Therefore, to optimize the quiescent current performance at light loads, the current in the feedback resistor divider must be minimized as it appears to the output as a load current.




Figure 2. Burst Frequency vs Load Current

While in Burst Mode operation the peak inductor current is approximately 280mA resulting in output voltage ripple shown in Figure 3. Increasing the output capacitance will decrease the output ripple proportionately. As load ramps upward from zero the switching frequency will increase but only up to the switching frequency programmed by the resistor at the RT pin as shown in Figure 2. The output load at which the LT8631 reaches the programmed frequency varies based on input voltage, output voltage, and inductor choice.




Figure 3. Burst Mode Operation

For some applications it is desirable for the LT8631 to operate in pulse-skipping mode. In pulse-skipping mode, the full switching frequency is reached as a lower output load than in Burst Mode operation at the expense of increased quiescent current. To enable pulse-skipping mode, the SYNC/MODE pin is tied high either to a logic output or to the INTV<sub>CC</sub> pin. When an external clock signal is applied to the SYNC/MODE pin, the LT8631 will operate in pulse-skipping mode.

### **Choosing the Output Voltage**

The output voltage is programmed with a resistor divider between the output and the FB pin. Choose the 1% resistors according to:

$$R1 = R2\left(\frac{V_{OUT}}{0.808} - 1\right)$$

Reference designators refer to the Block Diagram in Figure 1.

If low input quiescent current and good light-load efficiency are desired, use large resistor values for the FB resistor divider. The current flowing in the divider acts as a load current, and will increase the no-load input current to the converter, which is approximately:

$$I_{Q} = I_{QVIN} + \left(I_{QVOUT} + \left(\frac{V_{OUT}}{R1 + R2}\right)\right) \bullet \left(\frac{V_{OUT}}{V_{IN}}\right) \bullet \left(\frac{1}{n}\right)$$

where  $I_{QVIN}$  is the quiescent current of the LT8631 and the second term is the quiescent current drawn from the output (Iqvout) plus current in the feedback divider reflected to the input of the buck operating at its light load efficiency n. For a 5V application with R1 = 1M $\Omega$  and R2 = 191k $\Omega$ , the feedback divider draws 4.2µA. With V<sub>IN</sub> = 12V I<sub>QVIN</sub> = 3.6µA, I<sub>QVOUT</sub> = 10µA and n = 50%, the no-load quiescent current is approximately 16µA. For applications with output voltages less than 2.8V, I<sub>QVOUT</sub> = 0µA and I<sub>QVIN</sub> is typically 16µA. Graphs of I<sub>QVIN</sub> and I<sub>QVOUT</sub> vs V<sub>OUT</sub> are in the Typical Performance Characteristics section.

When using FB resistors greater than 200k, a 4.7 pF to 10 pF phase lead capacitor should be connected from  $V_{OUT}$  to FB.

### **Choosing the Switching Frequency**

The LT8631 switching frequency can be programmed over a 100kHz to 1MHz range by using a resistor tied from RT to ground. A table showing the necessary  $R_T$  value for a desired switching frequency is shown in Table 1.

The switching frequency selected determines the efficiency, solution size, and input voltage range for the desired frequency. High frequency operation permits the use of

smaller inductor and capacitor values which reduces the overall solution size. However, as the switching frequency increases. efficiency decreases as well as the input voltage range for constant frequency operation.

### Table 1. SW Frequency vs $R_T$ Value

FREQUENCY (kHz)	R <sub>RT</sub> (kΩ)
100	187
200	60.4
300	35.7
400	25.5
500	19.6
600	15.8
700	13.3
800	11.5
900	10
1000	8.66

### Switching Frequency and Input Voltage Range

Once the switching frequency has been determined, the input voltage range for fixed frequency operation of the regulator can be determined.

The minimum input voltage for fixed frequency operation is determined by either the  $V_{\text{IN}}$  undervoltage lockout, or the following equation:

$$V_{IN(MIN)} = \frac{V_{OUT} + V_{SW(BOT)}}{1 - f_{SW} \bullet t_{OFF(MIN)}} - V_{SW(BOT)} + V_{SW(TOP)}$$

where V<sub>OUT</sub> is the output voltage, V<sub>SW(TOP)</sub> and V<sub>SW(BOT)</sub> are the internal switch drops (~0.775V, ~0.550V, respectively at maximum load),  $f_{SW}$  is the switching frequency (set by RT), and  $t_{OFF(MIN)}$  is the minimum switch off-time (see the Electrical Characteristics).

If the input voltage falls below  $V_{IN(MIN)}$  (dropout mode), the LT8631 will automatically reduce the switching frequency from the programmed value to obtain the highest possible output voltage. The lower limit on the switching frequency in dropout mode is determined by the boost threshold. When the voltage between the BST and SW pins is less than the boost threshold, a minimum off-time pulse is generated to recharge the boost capacitor.

The maximum input voltage for fixed frequency operation is determined by either the 100V maximum input voltage, or the following equation:

 $V_{IN(MAX)} = \frac{V_{OUT} + V_{SW(BOT)}}{t_{ON(MIN)} \bullet f_{SW}} - V_{SW(BOT)} + V_{SW(TOP)}$ 

where  $V_{IN}$  is the typical input voltage,  $V_{OUT}$  is the output voltage,  $V_{SW(TOP)}$  and  $V_{SW(BOT)}$  are the internal switch drops (~0.775V, ~0.550V, respectively at maximum load) and  $t_{ON(MIN)}$  is the minimum top switch on-time (see the Electrical Characteristics).

If the input voltage rises above  $V_{IN(MAX)}$ , the LT8631 will automatically reduce the switching frequency from the programmed value to maintain output regulation.

### Inductor Selection and Maximum Output Current

A good first choice for the inductor value is:

$$L = \frac{V_{OUT} + V_{SW(BOT)}}{0.6 \bullet f_{SW}}$$

where  $f_{SW}$  is the switching frequency in MHz,  $V_{OUT}$  is the output voltage, and  $V_{SW(BOT)}$  is the bottom switch drop (~0.550V) and L is the inductor value in  $\mu$ H.

The inductor must be chosen with an RMS current rating that is greater than the maximum expected output load of the application. In addition, the saturation current (typically labeled ISAT) rating of the inductor must be higher than the load current plus 1/2 of the inductor ripple current:

 $I_{L(PEAK)} = I_{LOAD(MAX)} + 1/2 \Delta IL$ 

where  $\Delta IL$  is the inductor ripple current and  $I_{LOAD(MAX)}$  is the maximum output load for a given application.

The peak-to-peak ripple current in the inductor can be calculated as follows:

$$\Delta IL = \frac{V_{OUT}}{L \bullet f_{SW}} \bullet \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right)$$

where  $f_{SW}$  is the switching frequency in MHz and L is the value of the inductor in  $\mu$ H. Therefore, the maximum output current that the LT8631 will deliver depends on the switch current limit, the inductor value, and the input and output

voltages. The inductor value may have to be increased if the inductor ripple current does not allow sufficient maximum current  $(I_{OUT(MAX)})$  given the switching frequency and maximum input voltage used in the desired application.

Overload or short-circuit conditions can cause the inductor current to exceed the LT8631's peak current limit in less than the typical minimum on-time  $(t_{ON(MIN)})$  of 100ns. Once the LT8631's typical peak current limit (llimpk) of 2A is exceeded, it will not switch on until the current in the inductor has dropped below the peak current limit. If the loaded/shorted condition still exists when the LT8631 resumes switching, the maximum inductor current will be greater than the LT8631 peak current and at worst case will be:

$$I_{L(MAX)} = \frac{V_{IN}(MAX)}{L} \bullet t_{ON}(MIN) + IIImpk$$

The LT8631 safely tolerates this condition. However, if this condition can occur, the ISAT rating of the inductor should be increased from  $I_{L(PEAK)}$  to  $I_{L(MAX)}$ .

The optimum inductor for a given application may differ from the one indicated by this design guide. A larger value inductor provides a higher maximum load current and reduces the output voltage ripple. For applications requiring smaller load currents, the value of the inductor may be lower and the LT8631 may operate with higher ripple current. This allows use of a physically smaller inductor, or one with a lower DCR resulting in higher efficiency. Be aware that low inductance may result in discontinuous mode operation, which further reduces maximum load current.

For more information about maximum output current and discontinuous operation, see Linear Technology's Application Note 44.

Finally, for duty cycles greater than 50% ( $V_{OUT}/V_{IN} > 0.5$ ), a minimum inductance is required to avoid subharmonic oscillation. See Application Note 19.

### **Input Capacitor Selection**

Bypass the LT8631 input with a 2.2 $\mu$ F or higher ceramic capacitor of X7R or X5R type placed as close as possible to the V<sub>IN</sub> pin and ground. Y5V types have poor perfor-

mance over temperature and applied voltage, and should not be used. Note that larger input capacitance is required when a lower switching frequency is used. If the input power source has high impedance, or there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided with a low performance electrolytic capacitor.

A word of caution regarding the use of ceramic capacitors at the input. A ceramic input capacitor can combine with stray inductance to form a resonant tank circuit. If power is applied quickly (for example, by plugging the circuit into a live power source) this tank can ring, doubling the input voltage and damaging the LT8631. The solution is to either clamp the input voltage or dampen the tank circuit by adding a lossy capacitor in parallel with the ceramic capacitor. For details, see Application Note 88.

### **Output Capacitor Selection**

The output capacitor has two essential functions. Along with the inductor, it filters the square wave generated by the LT8631 to produce the DC output. In this role it determines the output ripple, thus low impedance at the switching frequency is important. The second function is to store energy in order to satisfy transient loads and stabilize the LT8631's control loop. Since the LT8631 uses current mode control, it does not require the presence of output capacitor series resistance (ESR) for stability. Low ESR or ceramic capacitors should be used to achieve very low output ripple and small circuit size.

A 47 $\mu$ F, X5R or X7R ceramic capacitor with a voltage rating greater than the desired output voltage is an excellent first choice for most applications. The 47 $\mu$ F output capacitor will provide low output ripple with good transient response. Increasing the value will reduce the output voltage ripple and improve transient response, but may increase application cost and require more board space. Decreasing the value may save cost and board space but will increase output voltage ripple, degrade transient performance, and may cause loop instability. Increasing or decreasing the 4.7pF feedforward capacitor placed between the V<sub>OUT</sub> and FB pins to optimize transient response. See the Typical Ap-

plications section in the data sheet for suggested output and feedforward capacitor values.

Note that even X5R and X7R type ceramic capacitors have a DC bias effect which reduces their capacitance when a DC voltage is applied. It is not uncommon for capacitors offered in the smallest case sizes to lose more than 50% of their capacitance when operated near their rated voltage. As a result it is sometimes necessary to use a larger capacitance value, larger case size, or use a higher voltage rating in order to realize the intended capacitance value. Consult the manufacturer's data for the capacitor you select to be assured of having the necessary capacitance for the application.

### **Ceramic Capacitors**

Ceramic capacitors are small, robust, and have very low ESR. However, ceramic capacitors can cause problems when used with the LT8631 due to their piezoelectric nature. When in Burst Mode operation, the LT8631's switching frequency depends on the load current, and at very light loads the LT8631 can excite the ceramic capacitor at audio frequencies, generating audible noise. Since the LT8631 operates at a lower current limit during Burst Mode operation, the noise is typically very quiet to the casual ear. If this noise is unacceptable, use a high performance tantalum or electrolytic capacitor at the output. Low noise ceramic capacitors are also available.

### **Enable Pin**

The LT8631 is in shutdown when the EN/UV pin is low and active when the pin is high. The rising threshold of the EN/UV comparator is 1.19V, with 17mV of hysteresis. The EN/UV pin can be tied to  $V_{IN}$  if the shutdown feature is not used, or tied to a logic level if shutdown control is required.

Adding a resistor divider from  $V_{IN}$  to EN/UV programs the LT8631 to regulate the output only when  $V_{IN}$  is above a desired voltage (see the Block Diagram). Typically, the EN/UV threshold is used in situations where the supply is current limited, or has a relatively high source resistance. A switching regulator draws constant power from the source, so source current increases as source voltage drops. This

looks like a negative resistance load to the source and can cause the source to current limit or latch low under low source voltage conditions. The EN/UV threshold prevents the regulator from operating at source voltages where the problems might occur. This threshold can be adjusted by setting the values R3 and R4 such that they satisfy the following equation:

$$V_{\text{EN THRESHOLD}} = \left(\frac{\text{R3}}{\text{R4}} + 1\right) \bullet 1.19\text{V}$$

where the LT8631 will remain off until  $V_{\rm IN}$  is above the EN/UV threshold. Due to the comparator's hysteresis, switching will not stop until the input falls slightly below the threshold voltage.

When operating in Burst Mode operation for light load currents, the current through the EN/UV resistor network can easily be greater than the supply current consumed by the LT8631. Therefore, the EN/UV resistors should be large to minimize their effect on efficiency at low loads.

## INTV<sub>CC</sub> Regulator

An internal low dropout (LDO) regulator produces the 3V supply from V<sub>IN</sub> that powers the drivers and the internal bias circuitry. The INTV<sub>CC</sub> can supply enough current for the LT8631's circuitry and must be bypassed to ground with a minimum of 2.2µF ceramic capacitor. Good bypassing is necessary to supply the high transient currents required by the power MOSFET gate drivers. To improve efficiency, the internal regulator draws power from the V<sub>OUT</sub> pin when the output voltage is 3.5V or higher. If the V<sub>OUT</sub> pin is below 3.5V, the internal regulator will consume current from V<sub>IN</sub>. Applications with high input voltage and high switching frequency where the internal regulator pulls current from V<sub>IN</sub> will increase die temperature because of the higher power dissipation across the regulator. Do not connect an external load to the INTV<sub>CC</sub> pin.

### Soft-Start and Output Voltage Tracking

The LT8631 regulates its output to the lowest voltage present at either the TR/SS pin or an internal 0.808V reference. A capacitor from the TR/SS pin to ground is charged by an internal  $4.5\mu$ A current source resulting in a

linear output ramp from OV to the regulated output whose duration is given by:

$$T_{RAMP} = \frac{C_{TR/SS} \bullet 0.808V}{4.5 \mu A}$$

At power-up, a reset signal (POR) sets the soft-start latch and discharges the TR/SS pin with to approximately 0V to ensure proper start-up. The TR/SS pin has a maximum current sink capability 230 $\mu$ A. If the TR/SS pin is used to as a track function for an external voltage, the maximum sink current must not be exceeded during startup. Exceeding the maximum TR/SS sink current will inhibit operation.

When the TR/SS pin is fully discharged, the latch is reset and the internal  $4.5\mu$ A current source starts to charge the TR/SS pin. When the TR/SS pin voltage is below ~50mV, the V<sub>C</sub> pin is pulled low which disables switching.

As the TR/SS pin voltage rises above 50mV, the V<sub>C</sub> pin is released and the output voltage is regulated to the TR/SS voltage. When the TR/SS pin voltage exceeds the internal 808mV reference, the output is regulated to the reference. The TR/SS pin voltage will continue to rise to  $\sim$ 3V.

The soft-start latch is set during several fault conditions: EN/UV pin is below 1.19V,  $INTV_{CC}$  has fallen too low,  $V_{IN}$  is too low, or thermal shutdown. Once the latch is set, the TR/SS pin will discharge to ~0V and a new startup sequence will begin.

If the load exceeds the maximum output switch current, the output will start to drop causing the internal V<sub>C</sub> clamp to be activated. As long as the V<sub>C</sub> node is clamped, the TR/SS pin will be discharged. As a result, the output will be regulated to the highest voltage that the maximum output current can support. For example, if the output on the front page application is loaded by  $2\Omega$  the TR/SS pin will drop to 0.48V, regulating the output at 3V. Once the overload condition is removed, the output will soft-start from the temporary voltage level to the normal regulation point.

Since the TR/SS pin is pulled up to the 3V rail and has to discharge to 0.808V before taking control of regulation, momentary overload conditions will be tolerated without a sort-start recovery. The typical time before the TR/SS

pin takes control is:

 $T_{TR/SS(CONTROL)} = \frac{C_{TR/SS} \bullet 2.2V}{30 \mu A}$ 

### **Output Power Good**

When the LT8631's output voltage is within the  $\pm 7.5\%$  window of the regulation point (V<sub>FBREF</sub>), typically 0.74V to 0.86V, the output voltage is considered good and the open-drain PG pin is a high impedance node, and is typically pulled high with an external resistor. Otherwise, the internal pull-down device will pull the PG pin low. To prevent glitching both the upper and lower thresholds include 1.9% of hysteresis.

The PG pin is also actively pulled low during several fault conditions: EN/UV pin is below 1.19V,  $V_{\rm IN}$  undervoltage, or thermal shutdown.

### Synchronization

To select low ripple Burst Mode operation, tie the SYNC/ MODE pin below 1V (this can be ground or a logic low output). To synchronize the LT8631 oscillator to an external frequency connect a square wave (with a 20% to 80% duty cycle) to the SYNC/MODE pin. The square wave amplitude should have valleys that are below 1V and peaks above 2V.

The LT8631 will not enter Burst Mode operation at low output loads while synchronized to an external clock, but instead will pulse skip to maintain regulation. The LT8631 may be synchronized over a 100kHz to 1MHz range. The RT resistor should be chosen to set the LT8631 switching frequency 10% below the lowest synchronization input. For example, if the synchronization signal will be 500kHz, the RT should be selected for 450kHz. The slope compensation is set by the RT value, while the minimum slope compensation required to avoid subharmonic oscillations is established by the inductor size, input voltage, and output voltage. Since the synchronization frequency will not change the slopes of the inductor current waveform, if the inductor is large enough to avoid subharmonic oscillations at the frequency set by RT, then the slope compensation will be sufficient for all synchronization frequencies.

For some applications it is desirable for the LT8631 to

operate in pulse-skipping mode. In pulse-skipping mode, the full switching frequency is reached at a slightly lower output load than in Burst Mode operation at the expense of increased quiescent current. To enable pulse-skipping mode, the SYNC/MODE pin is tied high either to a logic output or to the INTV<sub>CC</sub> pin.

The LT8631 does not operate in forced continuous mode regardless of SYNC/MODE signal. Connect the SYNC/MODE pin to GND if it is not used in the application.

### **Shorted and Reverse Input Protection**

If the inductor is chosen so that it won't saturate excessively, the LT8631 will tolerate a shorted output.

There is another situation to consider in systems where the output will be held high when the input to the LT8631 is absent. This may occur in battery charging applications or in battery back-up systems where a battery or some other supply is diode ORed with the LT8631's output. If the  $V_{IN}$  pin is allowed to float and the EN/UV pin is held high (either by a logic signal or because it is tied to  $V_{IN}$ ), then the LT8631's internal circuitry will pull its guiescent current through its SW pin. This is acceptable if the system can tolerate ~6mA in this state. If the EN pin is grounded the SW pin current will drop to near 5µA. However, if the V<sub>IN</sub> pin is grounded while the output is held high, regardless of EN, parasitic body diodes inside the LT8631 can pull current from the output through the SW pin and the  $V_{IN}$  pin. Figure 4 shows a connection of the  $V_{IN}$  and EN/ UV pins that will allow the LT8631 to run only when the input voltage is present and that protects against a shorted or reversed input.

### **PCB** Layout




Figure 4. Reverse Input Voltage Protection

For proper operation and minimum EMI, care must be taken during printed circuit board layout. Figure 5 shows the recommended component placement with trace, ground plane, and via locations. Note that large, switched currents flow in the LT8631's  $V_{IN}$  pin and the input capacitor (C1). The loop formed by the input capacitor should be as small as possible by placing the capacitor adjacent to the V<sub>IN</sub> pin and ground plane. When using a physically large input capacitor the resulting loop may become too large in which case using a small case/value capacitor placed close to the V<sub>IN</sub> pin and ground plane plus a larger capacitor further away is preferred. These components, along with the inductor and output capacitor, should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer. The SW and BST nodes should be as small as possible. Finally, keep the FB and RT nodes small so that the ground traces will shield them from the SW and BST nodes. The exposed pad on the bottom of the package must be soldered to ground so that the pad is connected to ground electrically and also acts as a heat sink thermally. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the LT8631 to additional ground planes within the circuit board and on the bottom side.

### **High Temperature Considerations**

For higher ambient temperatures, care should be taken in the layout of the PCB to ensure good heat sinking of the LT8631. The exposed pad on the bottom of the package must be soldered to a ground plane. This ground should be tied to large copper layers below with thermal vias; these layers will spread heat dissipated by the LT8631.

Placing additional vias can reduce thermal resistance




Figure 5. Recommended PCB Layout for the LT8631

further. The maximum load current should be derated as the ambient temperature approaches the maximum junction rating. Power dissipation within the LT8631 can be estimated by calculating the total power loss from an efficiency measurement and subtracting the inductor loss. The die temperature is calculated by multiplying the LT8631 power dissipation by the thermal resistance from junction to ambient.

If safe junction temperature is exceeded, the LT8631 will shutdown and restart with a POR sequence.

### **External Schottky Catch Diode**

For high temperature, high input voltage and high output load applications, adding a Schottky catch diode (Figure 6), will lower the LT8631 junction temperature by increasing efficiency (Figure 7). Use a low leakage Schottky diode rated greater than 2A with a reverse voltage greater than the maximum input voltage for the application. A complete application circuit with the additional Schottky can be found in the Typical Applications section.




Figure 6. External Schottky Catch Diode






Figure 7. LT8631 Efficiency with/without External Schottky


8631fb



400kHz, 3.3V, 1A Step-Down Converter




















200kHz, 1.8V, 1A Step-Down Converter











### 400kHz, 5V/1A High Voltage/Temperature Step-Down Converter



# PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LT8631#packaging/ for the most recent package drawings.



- 2. DIMENSIONS ARE IN MILLIMETERS
- (INCHES) 3. DRAWING NOT TO SCALE

\*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.150mm (.006") PER SIDE

6.40

(.252) BSC

2.74

(.108)

¥


<u>1.20</u> (.047)

MAX

# **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
А	11/16	Corrected Part Marking to LT8631FE	2
В	9/17	Clarified EN/UV Voltage Hysteresis, Quiescent Current, Minimum On-Time and Switch Pin Leakage parameters	3
		Clarified formulas	14

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.



### 12V, 1A, Step-Down Converter

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS	
LT8620	T862065V, 2A, Synchronous Step-Down DC/DC, ConverterV <sub>IN</sub> : 3.4V to 65V, V <sub>OUT(MIN)</sub> = 0.97V, I <sub>Q</sub> = 2.5µA, I <sub>SD</sub> < 1mA, MSOP-1 3mm × 5mm QFN Packages		
LT3991	55V, 1.2A, Micropower Step-Down DC/DC, Converter with $I_{\text{Q}}$ = 2.8 $\mu\text{A}$	$V_{IN}\!\!:$ 4.2V to 55V, $V_{OUT(MIN)}$ = 1.20V, $I_Q$ = 2.8µA, $I_{SD}$ < 1µA, 3mm × 3mm DFN- and MSOP-10E Packages	
LT8610	42V, 2.5A, Synchronous Micropower Step-Down DC/DC, Converter with $I_Q = 2.5 \mu A$	V <sub>IN</sub> : 3.4V to 42V, V <sub>OUT(MIN)</sub> = 0.97V, I <sub>Q</sub> : 2.5µA, I <sub>SD</sub> : <1µA, TSSOP16E	
LT8614	42V, 4A, Synchronous Micropower Step-Down DC/ DC, Converter with $I_Q = 1.7 \mu A$	DC/ $V_{IN}$ : 3.4V to 42V, $V_{OUT(MIN)} = 0.97V$ , $I_Q$ : 1.7µA, $I_{SD}$ : <1µA, QFN-18	
LTC <sup>®</sup> 3630A	76V, 500mA Synchronous Step-Down DC/DC Converter	$V_{IN}$ : 4V to 76V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 12µA, $I_{SD}$ = 3µA, 3mm × 5mm DFN-16, MSOP-16(12)E	
LTC3637	$\begin{array}{ccc} \hline & \\ \hline \\ \hline$		
LTC3638	140V, 250mA Synchronous Step-Down DC/DC Converter	$V_{\text{IN}}$ : 4V to 140V, $V_{\text{OUT}(\text{MIN})}$ = 0.8V, $I_{\text{Q}}$ = 12µA, $I_{\text{SD}}$ < 1mA, MSOP-16E Package	
LTC3639	150V, 100mA Synchronous Step-Down Regulator	V <sub>IN</sub> : 4V to 150V, V <sub>OUT(MIN)</sub> = 0.8V, I <sub>Q</sub> = 12µA, I <sub>SD</sub> = 1.4µA, MSOP-16(12)E	



