


ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V^+ to V^-)	12.6V
Input Current (Note 2)	$\pm 10\text{mA}$
Output Current	$\pm 100\text{mA}$
Differential Input Voltage (Note 2)	$\pm 5\text{V}$
Output Short-Circuit Duration (Note 3)	Continuous
Operating Temperature Range (Note 9)	-40°C to 85°C
Specified Temperature Range (Note 4)	-40°C to 85°C
Storage Temperature Range	-65°C to 125°C
Junction Temperature (Note 5)	125°C

PACKAGE/ORDER INFORMATION



ORDER PART NUMBER

UD PART MARKING

LT6559CUD

LCHG

Order Options Tape and Reel: Add #TR

Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF

Lead Free Part Marking: <http://www.linear.com/leadfree/>

Consult LTC Marketing for parts specified with wider operating temperature ranges.

* Ground pins are not internally connected. For best channel isolation, connect to ground.

5V ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the specified operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. For each amplifier: $V_{CM} = 2.5\text{V}$, $V_S = 5\text{V}$, $EN = 0\text{V}$, pulse tested, unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage			1.5	10	mV
		●			12	mV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift			15		$\mu\text{V}/^\circ\text{C}$
		●				
I_{IN+}	Noninverting Input Current			10	25	μA
		●			30	μA
I_{IN-}	Inverting Input Current			10	60	μA
		●			70	μA
e_n	Input Noise Voltage Density	$f = 1\text{kHz}$, $R_F = 1\text{k}$, $R_G = 10\Omega$, $R_S = 0\Omega$		4.5		$\text{nV}/\sqrt{\text{Hz}}$
$+i_n$	Noninverting Input Noise Current Density	$f = 1\text{kHz}$		6		$\text{pA}/\sqrt{\text{Hz}}$
$-i_n$	Inverting Input Noise Current Density	$f = 1\text{kHz}$		25		$\text{pA}/\sqrt{\text{Hz}}$
R_{IN}	Input Resistance	$V_{IN} = \pm 1\text{V}$		0.14		$\text{M}\Omega$
C_{IN}	Input Capacitance	Amplifier Enabled Amplifier Disabled		2.0 2.5		pF pF
C_{OUT}	Output Capacitance	Amplifier Disabled		8.5		pF
V_{INH}	Input Voltage Range, High		3.5	4.0		V
V_{INL}	Input Voltage Range, Low			1.0	1.5	V
V_{OUTH}	Maximum Output Voltage Swing, High	$R_L = 100\text{k}$	4.1	4.15		V
V_{OUTL}	Maximum Output Voltage Swing, Low	$R_L = 100\text{k}$		0.85	0.9	V
V_{OUTH}	Maximum Output Voltage Swing, High	$R_L = 150\Omega$ $R_L = 150\Omega$	3.85 3.65	3.95		V V
		●				

6559f

5V ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the specified operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. For each amplifier: $V_{CM} = 2.5\text{V}$, $V_S = 5\text{V}$, $\overline{\text{EN}} = 0\text{V}$, pulse tested, unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OUTL}	Maximum Output Voltage Swing, Low	$R_L = 150\Omega$ $R_L = 150\Omega$	●	1.05	1.15 1.35	V V
CMRR	Common Mode Rejection Ratio	$V_{CM} = 1.5\text{V}$ to 3.5V	40	50		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2\text{V}$ to $\pm 5\text{V}$, $\overline{\text{EN}} = V^-$	56	70		dB
R_{OL}	Transimpedance, $\Delta V_{OUT}/\Delta I_{IN}^-$	$V_{OUT} = 1.5\text{V}$ to 3.5V , $R_L = 150\Omega$	40	80		$k\Omega$
I_{OUT}	Maximum Output Current	$R_L = 0\Omega$		65		mA
I_S	Supply Current per Amplifier	●		3.9	6.1	mA
	Disable Supply Current per Amplifier	$\overline{\text{EN}}$ Pin Voltage = 4.5V , $R_L = 150\Omega$	●	0.1	100	μA
$I_{\overline{\text{EN}}}$	Enable Pin Current			30		μA
SR	Slew Rate (Note 6)	$A_V = 10$, $R_L = 150\Omega$, $V_S = \pm 5\text{V}$		500		$\text{V}/\mu\text{s}$
t_{ON}	Turn-On Delay Time (Note 7)	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$, $V_S = \pm 5\text{V}$		30	75	ns
t_{OFF}	Turn-Off Delay Time (Note 7)	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$, $V_S = \pm 5\text{V}$		40	100	ns
t_r , t_f	Small-Signal Rise and Fall Time	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$, $V_{OUT} = 1\text{V}_{P-P}$, $V_S = \pm 5\text{V}$		1.3		ns
t_{PD}	Propagation Delay	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$, $V_{OUT} = 1\text{V}_{P-P}$, $V_S = \pm 5\text{V}$		2.5		ns
os	Small-Signal Overshoot	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$, $V_{OUT} = 1\text{V}_{P-P}$, $V_S = \pm 5\text{V}$		10		%
t_S	Settling Time	0.1%, $A_V = -1\text{V}$, $R_F = R_G = 301\Omega$, $R_L = 150\Omega$, $V_S = \pm 5\text{V}$		25		ns
dG	Differential Gain (Note 8)	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$, $V_S = \pm 5\text{V}$		0.13		%
dP	Differential Phase (Note 8)	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$, $V_S = \pm 5\text{V}$		0.10		DEG

$\pm 5\text{V}$ ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the specified operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. For each amplifier: $V_{CM} = 0\text{V}$, $V_S = \pm 5\text{V}$, $\overline{\text{EN}} = 0\text{V}$, pulse tested, unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage			1.5	10	mV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift	●		15		$\mu\text{V}/^\circ\text{C}$
I_{IN}^+	Noninverting Input Current			10	25	μA
I_{IN}^-	Inverting Input Current			10	60	μA
e_n	Input Noise Voltage Density	$f = 1\text{kHz}$, $R_F = 1\text{k}$, $R_G = 10\Omega$, $R_S = 0\Omega$		4.5		$\text{nV}/\sqrt{\text{Hz}}$
$+i_n$	Noninverting Input Noise Current Density	$f = 1\text{kHz}$		6		$\text{pA}/\sqrt{\text{Hz}}$
$-i_n$	Inverting Input Noise Current Density	$f = 1\text{kHz}$		25		$\text{pA}/\sqrt{\text{Hz}}$
R_{IN}	Input Resistance	$V_{IN} = \pm 3.5\text{V}$		1		$\text{M}\Omega$
C_{IN}	Input Capacitance	Amplifier Enabled Amplifier Disabled		2.0 2.5		pF pF
C_{OUT}	Output Capacitance	Amplifier Disabled		8.5		pF
V_{INH}	Input Voltage Range, High	$V_S = \pm 5\text{V}$	3.5	4.0		V
V_{INL}	Input Voltage Range, Low			-4.0	-3.5	V
V_{OUTH}	Maximum Output Voltage Swing, High	$R_L = 100\text{k}$	4.0	4.2		V

6559f

±5V ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the specified operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. For each amplifier: $V_{CM} = 0\text{V}$, $V_S = \pm 5\text{V}$, $\overline{EN} = 0\text{V}$, pulse tested, unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OUTL}	Maximum Output Voltage Swing, Low	$R_L = 100\text{k}$		−4.2	−4.0	V
V_{OUTH}	Maximum Output Voltage Swing, High	$R_L = 150\Omega$ $R_L = 150\Omega$	3.4 3.2	3.6		V V
V_{OUTL}	Maximum Output Voltage Swing, Low	$R_L = 150\Omega$ $R_L = 150\Omega$		−3.6	−3.4 −3.2	V V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 3.5\text{V}$	42	52		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2\text{V}$ to $\pm 5\text{V}$, $\overline{EN} = V^-$	56	70		dB
R_{OL}	Transimpedance, $\Delta V_{OUT}/\Delta I_{IN^-}$	$V_{OUT} = \pm 2\text{V}$, $R_L = 150\Omega$	40	100		k Ω
I_{OUT}	Maximum Output Current	$R_L = 0\Omega$		100		mA
I_S	Supply Current per Amplifier	$V_{OUT} = 0\text{V}$	●	4.6	6.5	mA
	Disable Supply Current per Amplifier	\overline{EN} Pin Voltage = 4.5V, $R_L = 150\Omega$	●	0.1	100	μA
$I_{\overline{EN}}$	Enable Pin Current			30		μA
SR	Slew Rate (Note 6)	$A_V = 10$, $R_L = 150\Omega$	500	800		V/ μs
t_{ON}	Turn-On Delay Time (Note 7)	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$		30	75	ns
t_{OFF}	Turn-Off Delay Time (Note 7)	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$		40	100	ns
t_r , t_f	Small-Signal Rise and Fall Time	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$, $V_{OUT} = 1\text{V}_{P-P}$		1.3		ns
t_{PD}	Propagation Delay	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$, $V_{OUT} = 1\text{V}_{P-P}$		2.5		ns
os	Small-Signal Overshoot	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$, $V_{OUT} = 1\text{V}_{P-P}$		10		%
t_S	Settling Time	0.1%, $A_V = -1$, $R_F = R_G = 301\Omega$, $R_L = 150\Omega$		25		ns
dG	Differential Gain (Note 8)	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$		0.13		%
dP	Differential Phase (Note 8)	$R_F = R_G = 301\Omega$, $R_L = 150\Omega$		0.10		DEG

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: This parameter is guaranteed to meet specified performance through design and characterization. It has not been tested.

Note 3: A heat sink may be required depending on the power supply voltage and how many amplifiers have their outputs short circuited.

Note 4: The LT6559 is guaranteed to meet specified performance from 0°C to 70°C and is designed, characterized and expected to meet these extended temperature limits, but is not tested or QA sampled at -40°C and 85°C .

Note 5: T_J is calculated from the ambient temperature T_A and the power dissipation P_D according to the following formula: $T_J = T_A + (P_D \cdot 68^\circ\text{C/W})$

Note 6: At $\pm 5\text{V}$, slew rate is measured at $\pm 2\text{V}$ on a $\pm 3\text{V}$ output signal. At 5V , slew rate is measured from 2V to 3V on a 1.5V to 3.5V output signal. Slew

rate is 100% production tested at $\pm 5\text{V}$ for both the rising and falling edge of the B channel. The slew rate of the R and G channels is guaranteed through design and characterization.

Note 7: Turn-on delay time (t_{ON}) is measured from control input to appearance of 1V at the output, for $V_{IN} = 1\text{V}$. Likewise, turn-off delay time (t_{OFF}) is measured from control input to appearance of 0.5V on the output for $V_{IN} = 0.5\text{V}$. This specification is guaranteed by design and characterization.

Note 8: Differential gain and phase are measured using a Tektronix TSG120YC/NTSC signal generator and a Tektronix 1780R Video Measurement Set. The resolution of this equipment is 0.1% and 0.1° . Ten identical amplifier stages were cascaded giving an effective resolution of 0.01% and 0.01° .

Note 9: The LT6559 is guaranteed functional over the operating temperature range of -40°C to 85°C .


TYPICAL AC PERFORMANCE

V_S (V)	A_V	R_L (Ω)	R_F (Ω)	R_G (Ω)	SMALL SIGNAL −3dB BW (MHz)	SMALL SIGNAL 0.1dB BW (MHz)	SMALL SIGNAL PEAKING (dB)
± 5 , 5	1	150	365	-	300	150	0.05
± 5 , 5	2	150	301	301	300	150	0
± 5 , 5	−1	150	301	301	300	150	0


6559f

TYPICAL PERFORMANCE CHARACTERISTICS


Closed-Loop Gain vs Frequency
($A_V = 1$)




Closed-Loop Gain vs Frequency
($A_V = 2$)




Closed-Loop Gain vs Frequency
($A_V = -1$)




Large-Signal Transient Response
($A_V = 1$)




Large-Signal Transient Response
($A_V = 2$)




Large-Signal Transient Response
($A_V = -1$)




2nd and 3rd Harmonic Distortion vs Frequency



Maximum Undistorted Output Voltage vs Frequency




PSRR vs Frequency




TYPICAL PERFORMANCE CHARACTERISTICS


Input Voltage Noise and Current Noise vs Frequency




Output Impedance vs Frequency




Output Impedance (Disabled) vs Frequency




Maximum Capacitive Load vs Feedback Resistor




Capacitive Load vs Output Series Resistor




Supply Current per Amplifier vs Supply Voltage




Output Voltage Swing vs Temperature



Enable Pin Current vs Temperature




Positive Supply Current per Amplifier vs Temperature




TYPICAL PERFORMANCE CHARACTERISTICS


Input Offset Voltage vs Temperature




Input Bias Currents vs Temperature




All Hostile Crosstalk




All Hostile Crosstalk (Disabled)



Propagation Delay



Rise Time and Overshoot



PIN FUNCTIONS

GND (Pins 1, 4): Ground. Not connected internally.

–IN G (Pin 2): Inverting Input of G Channel Amplifier.

+IN G (Pin 3): Noninverting Input of G Channel Amplifier.

+IN B (Pin 5): Noninverting Input of B Channel Amplifier.

–IN B (Pin 6): Inverting Input of B Channel Amplifier.

$\overline{\text{EN}}$ B (Pin 7): B Channel Enable Pin. Logic low to enable.

OUT B (Pin 8): B Channel Output.

V[–] (Pin 9): Negative Supply Voltage, Usually Ground or –5V.

OUT G (Pin 10): G Channel Output.

$\overline{\text{EN}}$ G (Pin 11): G Channel Enable Pin. Logic low to enable.

V⁺ (Pin 12): Positive Supply Voltage, Usually 5V.

OUT R (Pin 13): R Channel Output.

$\overline{\text{EN}}$ R (Pin 14): R Channel Enable Pin. Logic low to enable.

–IN R (Pin 15): Inverting Input of R Channel Amplifier.

+IN R (Pin 16): Noninverting Input of R Channel Amplifier.

Exposed Pad (Pin 17): V[–]. Must Be Soldered to the PCB.

APPLICATIONS INFORMATION

Feedback Resistor Selection

The small-signal bandwidth of the LT6559 is set by the external feedback resistors and the internal junction capacitors. As a result, the bandwidth is a function of the supply voltage, the value of the feedback resistor, the closed-loop gain and the load resistor. Optimized for $\pm 5\text{V}$ and single-supply 5V operation, the LT6559 has a –3dB bandwidth of 300MHz at gains of +1, –1, or +2. Refer to the resistor selection guide in the Typical AC Performance table.

Capacitance on the Inverting Input

Current feedback amplifiers require resistive feedback from the output to the inverting input for stable operation. Take care to minimize the stray capacitance between the output and the inverting input. Capacitance on the inverting input to ground will cause peaking in the frequency response and overshoot in the transient response.

Capacitive Loads

The LT6559 can drive many capacitive loads directly when the proper value of feedback resistor is used. The required value for the feedback resistor will increase as load capacitance increases and as closed-loop gain decreases. Alternatively, a small resistor (5Ω to 35Ω) can be put in series with the output to isolate the capacitive load from the amplifier output. This has the advantage that the ampli-

fier bandwidth is only reduced when the capacitive load is present. The disadvantage is that the gain is a function of the load resistance.

Power Supplies

The LT6559 will operate from single or split supplies from $\pm 2\text{V}$ (4V total) to $\pm 6\text{V}$ (12V total). It is not necessary to use equal value split supplies, however the offset voltage and inverting input bias current will change. The offset voltage changes about $600\mu\text{V}$ per volt of supply mismatch. The inverting bias current will typically change about $2\mu\text{A}$ per volt of supply mismatch.

Slew Rate

Unlike a traditional voltage feedback op amp, the slew rate of a current feedback amplifier is dependent on the amplifier gain configuration. In a current feedback amplifier, both the input stage and the output stage have slew rate limitations. In the inverting mode, and for gains of 2 or more in the noninverting mode, the signal amplitude between the input pins is small and the overall slew rate is that of the output stage. For gains less than 2 in the noninverting mode, the overall slew rate is limited by the input stage.

The input slew rate of the LT6559 is approximately $600\text{V}/\mu\text{s}$ and is set by internal currents and capacitances. The output slew rate is set by the value of the feedback resistor and

6559f

APPLICATIONS INFORMATION

internal capacitance. At a gain of 2 with 301Ω feedback and gain resistors and $\pm 5V$ supplies, the output slew rate is typically $800V/\mu s$. Larger feedback resistors will reduce the slew rate as will lower supply voltages.

Enable/Disable

Each amplifier of the LT6559 has a unique high impedance, zero supply current mode which is controlled by its own \overline{EN} pin. These amplifiers are designed to operate with CMOS logic; the amplifiers draw $0.1\mu A$ of current when these pins are high or floated. To activate each amplifier, its \overline{EN} pin is normally pulled to a logic low. However, supply current will vary as the voltage between the V^+ supply and \overline{EN} is varied. As seen in Figure 1, $+I_S$ does vary with $(V^+ - V_{\overline{EN}})$, particularly when the voltage difference is less than 3V. For normal operation, it is important to keep the \overline{EN} pin at least 3V below the V^+ supply. If a V^+ of less than 3V is used, for the amplifier to remain enabled at all times the \overline{EN} pin should be tied to the V^- supply. The enable pin current is approximately $30\mu A$ when activated. If using CMOS open-drain logic, an external 1k pull-up resistor is recommended to ensure that the LT6559 remains disabled regardless of any CMOS drain-leakage currents.




Figure 1. $+I_S$ vs $(V^+ - V_{\overline{EN}})$

The enable/disable times are very fast when driven from standard 5V CMOS logic. Each amplifier enables in about 30ns (50% point to 50% point) while operating on $\pm 5V$ supplies (Figure 2). Likewise, the disable time is approximately 40ns (50% point to 50% point) (Figure 3).




Figure 2. Amplifier Enable Time, $A_V = 2$




Figure 3. Amplifier Disable Time, $A_V = 2$

Differential Input Signal Swing

To avoid any breakdown condition on the input transistors, the differential input swing must be limited to $\pm 5V$. In normal operation, the differential voltage between the input pins is small, so the $\pm 5V$ limit is not an issue. In the disabled mode however, the differential swing can be the same as the input swing, and there is a risk of device breakdown if the input voltage range has not been properly considered.

TYPICAL APPLICATIONS

3-Input Video MUX Cable Driver

The application on the first page of this data sheet shows a low cost, 3-input video MUX cable driver. The scope photo below (Figure 4) displays the cable output of a 30MHz square wave driving 150Ω . In this circuit the active amplifier is loaded by the sum of R_F and R_G of each disabled amplifier. Resistor values have been chosen to keep the total back termination at 75Ω while maintaining a gain of 1 at the 75Ω load. The switching time between any two channels is approximately 32ns when both enable pins are driven (Figure 5).

When building the board, care was taken to minimize trace lengths at the inverting inputs. The ground plane was also pulled a few millimeters away from R_F and R_G on both sides of the board to minimize stray capacitance.




Figure 4. Square Wave Response




Figure 5. 3-Input Video MUX Switching Response ($A_V = 2$)




Figure 6. Large-Signal Pulse Response

TYPICAL APPLICATIONS

Buffered RGB to YP_BP_R Conversion

An LT6559 and an LT1395 can be used to map RGB signals into YP_BP_R “component” video as shown in Figure 7.

The LT1395 performs a weighted inverting addition of all three inputs. The LT1395 output includes an amplification of the R input by:

$$\frac{-324}{1.07k} = -0.30$$

The amplification of the G input is by:

$$\frac{-324}{549} = -0.59$$

Finally, the B input is amplified by:

$$\frac{-324}{2.94k} = -0.11$$

Therefore, the LT1395 output is:

$$-0.3R - 0.59G - 0.11B = -Y.$$

This output is further scaled and inverted by $-301/150 = -2$ by LT6559 section A2, thus producing 2Y. With the division by two that occurs due to the termination resistors, the desired Y signal is generated at the load.

The LT6559 section A1 provides a gain of 2 for the R signal, and performs a subtraction of 2Y from the section A2 output. The output resistor divider provides a scaling factor of 0.71 and forms the 75Ω back-termination resistance. Thus, the signal seen at the terminated load is the desired $0.71(R - Y) = P_R$.

The LT6559 section A3 provides a gain of 2 for the B signal, and also performs a subtraction of 2Y from the section A2 output. The output resistor divider provides a scaling factor of 0.57 and forms the 75Ω back-termination resistance. Thus the signal seen at the terminated load is the desired $0.57(B - Y) = P_B$.

For this circuit to develop a normal sync on the Y signal, a normal sync must be inserted on each of the R, G, and B inputs. Alternatively, additional circuitry could be added to inject sync directly at the Y output with controlled current pulses.




Figure 7. RGB to YP_BP_R Conversion

TYPICAL APPLICATIONS

Y_PB_PR to RGB Conversion

Two LT6559s can be used to map the Y_PB_PR “component” video into the RGB color space as shown in Figure 8. The Y input is properly terminated with 75Ω and buffered with a gain of 2 by amplifier A2. The P_R input is terminated and buffered with a gain of 2.8 by amplifier A1. The P_B input is terminated and buffered with a gain of 3.6 by amplifier A3.

Amplifier B1 performs an equally weighted addition of amplifiers A1 and A2 outputs, thereby producing 2(Y + 1.4P_R), which generates the desired R signal at the terminated load due to the voltage division by 2 caused by the termination resistors. Amplifier B3 forms the equally weighted addition of amplifiers A2 and A3 outputs, thereby producing 2(Y + 1.8P_B), which generates the desired B signal at the terminated load.

Amplifier B2 performs a weighted summation of all three inputs. The P_B signal is amplified overall by:

$$\frac{-301}{1.54k} \cdot 3.6 = 2(-0.34)$$

The P_R signal is amplified overall by:

$$\frac{-301}{590} \cdot 2.8 = 2(-0.71)$$

The Y signal is amplified overall by:

$$\frac{1k}{1k + 698} \cdot 1 + \frac{301}{590 \parallel 1.54k} \cdot 2 = 2(1)$$

Therefore the amplifier B2 output is:

$$2(Y - 0.34P_B - 0.71P_R)$$

which generates the desired G signal at the terminated load.

The sync present on the Y input is reconstructed on all three R, G, and B outputs.




Figure 8. Y_PB_PR to RGB Conversion

TYPICAL APPLICATIONS

Application (Demo) Boards

The DC1063A demo board has been created for evaluating the LT6559 and is available directly from Linear Technology. It has been designed as an RGB video buffer/cable driver, using standard VGA 15-pin D-Sub (HD-15) connectors for input and output signals. All sync signals are also passed directly from the input to the output, so the LT6559's performance can be determined by applying a 5V supply to the DC1063A demo board and then inserting the board between a computer's analog video output and

a monitor. Schematics for the DC1063A demo board can be found on the back page of this datasheet.

As seen in the DC1063A schematic, each amplifier is configured in a gain of 2, with a 75Ω back-termination resulting in a final gain of 1. Each input is properly terminated for 75Ω input impedance with AC coupling capacitors at each input and output. Additionally, for proper operation, the positive input of each amplifier is biased to mid-supply with a high impedance resistor divider.

As seen below, the DC1063A is a 2-sided board.




Figure 9. DC1063A Component Locator




Figure 10. DC1063A Top Side






Figure 11. DC1063A Bottom Side

SIMPLIFIED SCHEMATIC, each amplifier




PACKAGE DESCRIPTION

UD Package
16-Lead Plastic QFN (3mm × 3mm)
 (Reference LTC DWG # 05-08-1691)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS




NOTE:

1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION (WEED-2)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

TYPICAL APPLICATION

DC1063A Demo Circuit Schematic



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1203/LT1205	150MHz Video Multiplexers	2:1 and Dual 2:1 MUXs with 25ns Switch Time
LT1204	4-Input Video MUX with Current Feedback Amplifier	Cascadable Enable 64:1 Multiplexing
LT1395/LT1396/LT1397	Single/Dual/Quad Current Feedback Amplifiers	400MHz Bandwidth, 0.1dB Flatness >100MHz
LT1399	300MHz Triple Current Feedback Amplifier	0.1dB Gain Flatness to 150MHz, Shutdown
LT1675/LT1675-1	Triple/Single 2:1 Buffered Video Multiplexer	2.5ns Switching Time, 250MHz Bandwidth
LT1806/LT1807	Single/Dual 325MHz Rail-to-Rail In/Out Op Amp	Low Distortion, Low Noise
LT1809/LT1810	Single/Dual 180MHz Rail-to-Rail In/Out Op Amp	Low Distortion, Low Noise
LT6550/LT6551	3.3V Triple and Quad Video Buffers	110MHz Gain of 2 Buffers in MS Package
LT6553	650MHz Gain of 2 Triple Video Amplifier	
LT6554	650MHz Gain of 1 Triple Video Amplifier	Same Pinout as the LT6553 but Optimized for High Impedance Loads
LT6555	650MHz Gain of 2 Triple 2:1 Video Multiplexor	
LT6556	750MHz Gain of 1 Triple 2:1 Video Multiplexor	Same Pinout as the LT6553 but Optimized for High Impedance Loads
LT6557	500MHz Gain of 2 Single-Supply Triple Video Amplifier	Optimized for Single 5V Supply, 2200V/μs Slew Rate, Input Bias Control
LT6558	550MHz Gain of 1 Single-Supply Triple Video Amplifier	Optimized for Single 5V Supply, 2200V/μs Slew Rate, Input Bias Control