
ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V ⁺ to V ⁻)	36V
Differential Input Voltage	
(Transient Only, Note 2)	±10V
Input Voltage	±Vs
Output Short-Circuit Duration (Note 3)	. Indefinite

Operating Temperature Range (Note 8)40°C	to 85°C
Specified Temperature Range (Note 9) 40°C	to 85°C
Maximum Junction Temperature (See Below)	
Plastic Package	150°C

PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}	MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage	(Note 4)	±15V		0.5	1.5	mV
			±5V		0.5	1.5	mV
			±2.5V		0.7	1.8	mV
l _{os}	Input Offset Current		±2.5V to ±15V		120	350	nA
I _B	Input Bias Current		±2.5V to ±15V		0.6	2.0	μA
e _n	Input Noise Voltage	f = 10kHz	±2.5V to ±15V		9		nV/√Hz
i _n	Input Noise Current	f = 10kHz	±2.5V to ±15V		1		pA/√Hz
R _{IN}	Input Resistance	$V_{CM} = \pm 12V$	±15V	12	50		MΩ
	Input Resistance	Differential	±15V		5		MΩ
CIN	Input Capacitance		±15V		3		pF



ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY	MIN	TYP MA	X UNITS
	Input Voltage Range +		±15V	12.0	13.4	V
			±5V ±2.5V	2.5 0.5	3.4 1.1	V V
	Input Voltage Range -		±15V		-13.2 -12.	
			±5V		-3.2 -2.	5 V
			±2.5V		-0.9 -0.	5 V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	±15V	84	90	dB
		$V_{CM} = \pm 2.5V$	±5V	76	81 71	dB
PSRR	Power Supply Rejection Ratio	$V_{CM} = \pm 0.5V$ $V_{S} = \pm 2.5V \text{ to } \pm 15V$	±2.5V	66 90	100	dB dB
	Large-Signal Voltage Gain	$V_{S} = \pm 2.5V \text{ to } \pm 15V$ $V_{OUT} = \pm 12V, R_{I} = 1k$	±15V	4.5	9.0	V/mV
A _{VOL}	Large-Signar voltage Gam	$V_{OUT} = \pm 12V$, $R_L = 1K$ $V_{OUT} = \pm 10V$, $R_L = 500\Omega$	±15V ±15V	4.5	9.0 6.5	V/mV
		$V_{OUT} = \pm 7.5V, R_L = 150\Omega$	±15V	2.0	3.8	V/mV
		$V_{OUT} = \pm 2.5 V, R_{L} = 500 \Omega$	±5V	3.0	6.4	V/mV
		$V_{0UT} = \pm 2.5V, R_{L} = 150\Omega$	±5V	2.0	5.6	V/mV
		$V_{OUT} = \pm 1V, R_L = 500\Omega$	±2.5V	2.5	5.2	V/mV
V _{OUT}	Output Swing	$R_L = 1k, V_{IN} = \pm 40mV$ $R_L = 500Ω, V_{IN} = \pm 40mV$	±15V ±15V	13.5 13.0	14.0 13.7	±V ±V
		$R_{\rm I} = 500\Omega$, $V_{\rm IN} = \pm 40 \text{mV}$ $R_{\rm I} = 500\Omega$, $V_{\rm IN} = \pm 40 \text{mV}$	±5V	3.5	4.1	±V ±V
		$R_{L} = 150\Omega, V_{IN} = \pm 40 \text{mV}$	±5V	3.4	3.8	±V
		$R_L = 500\Omega$, $V_{IN} = \pm 40 mV$	±2.5V	1.3	1.7	±V
I _{OUT}	Output Current	$V_{OUT} = \pm 7.5 V$	±15V	50	60	mA
		$V_{OUT} = \pm 3.4 V$	±5V	23	29	mA
I _{SC}	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	70	105	mA
SR	Slew Rate	$A_V = -2$, (Note 5)	±15V ±5V	750 300	1000 450	V/µs
	Full Power Bandwidth	10)/ Deek (Note C)	_	300	15.9	V/µs
	Full Power Balluwiulli	10V Peak, (Note 6) 3V Peak, (Note 6)	±15V ±5V		23.9	MHz MHz
GBW	Gain Bandwidth	f = 200kHz	±15V	50	70	MHz
			±5V	35	50	MHz
			±2.5V		40	MHz
t _r , t _f	Rise Time, Fall Time	A _V = 1, 10%-90%, 0.1V	±15V		2.6	ns
	Querchast		±5V		3.6	
	Overshoot	$A_V = 1, 0.1V$	±15V ±5V		36 23	%
	Propagation Delay	50% V _{IN} to 50% V _{OUT} , 0.1V	±15V		4.6	ns
			±5V		5.6	ns
ts	Settling Time	10V Step, 0.1%, A _V = -1	±15V		50	ns
		10V Step, 0.01%, A _V = -1	±15V		80	ns
		5V Step, 0.1%, A _V = -1	±5V		55	ns
	Differential Gain	f = 3.58 MHz, A _V = 2, R _L = 150Ω	±15V		0.03	%
		f = 3.58MHz, A _V = 2, R _L = 1k	±5V ±15V		0.06 0.01	%
		1 = 0.000012, Ay = 2, HL = 1K	±5V		0.01	%
	Differential Phase	f = 3.58MHz, A _V = 2, R _L = 150Ω	±15V		0.10	Deg
			±5V		0.04	Deg
		$f = 3.58MHz, A_V = 2, R_L = 1k$	±15V		0.05	Deg
	Output Desistance		±5V		0.25	Deg
R ₀	Output Resistance	$A_V = 1, f = 1MHz$	±15V	100	0.7	Ω
	Channel Separation	$V_{OUT} = \pm 10V, R_L = 500\Omega$	±15V	100	113	dB
I _S	Supply Current	Each Amplifier Each Amplifier	±15V ±5V		6.3 7. 6.0 7.	
			±5V		0.0 7.	- 111A



ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_A \le 70^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}		MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage	(Note 4)	±15V ±5V ±2.5V	•			2.0 2.0 2.2	mV mV mV
	Input V _{OS} Drift	(Note 7)	±2.5V to ±15V	٠		10	13	μV/°C
l _{os}	Input Offset Current		±2.5V to ±15V	٠			500	nA
I _B	Input Bias Current		±2.5V to ±15V	٠			3	μA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$ $V_{CM} = \pm 2.5V$ $V_{CM} = \pm 0.5V$	±15V ±5V ±2.5V	•	82 74 64			dB dB dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 2.5 V$ to $\pm 15 V$		٠	88			dB
A _{VOL}	Large-Signal Voltage Gain	$\begin{array}{l} V_{0UT} = \pm 12V, \ R_L = 1k \\ V_{0UT} = \pm 10V, \ R_L = 500\Omega \\ V_{0UT} = \pm 2.5V, \ R_L = 500\Omega \\ V_{0UT} = \pm 2.5V, \ R_L = 150\Omega \\ V_{0UT} = \pm 1V, \ R_L = 500\Omega \end{array}$	±15V ±15V ±5V ±5V ±2.5V	• • •	3.6 2.4 2.4 1.5 2.0			V/mV V/mV V/mV V/mV V/mV V/mV
V _{OUT}	Output Swing	$\begin{array}{l} R_L = 1k, V_{IN} = \pm 40mV \\ R_L = 500\Omega, V_{IN} = \pm 40mV \\ R_L = 500\Omega, V_{IN} = \pm 40mV \\ R_L = 150\Omega, V_{IN} = \pm 40mV \\ R_L = 500\Omega, V_{IN} = \pm 40mV \end{array}$	±15V ±15V ±5V ±5V ±2.5V	• • •	13.4 12.8 3.4 3.3 1.2			±V ±V ±V ±V ±V
I _{OUT}	Output Current	$V_{OUT} = \pm 12.8V$ $V_{OUT} = \pm 3.3V$	±15V ±5V	•	25 22			mA mA
I _{SC}	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	٠	55			mA
SR	Slew Rate	$A_V = -2$, (Note 5)	±15V ±5V	•	600 225			V/µs V/µs
GBW	Gain Bandwidth	f = 200kHz	±15V ±5V	•	44 31			MHz MHz
	Channel Separation	$V_{OUT} = \pm 10V, R_L = 500\Omega$	±15V	٠	98			dB
I _S	Supply Current	Each Amplifier Each Amplifier	±15V ±5V	•			8.7 8.4	mA mA

The • denotes the specifications which apply over the temperature range

The \bullet denotes the specifications which apply over the temperature range $-40^{\circ}C \le T_A \le 85^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted. (Note 9)

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY		MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage	(Note 4)	±15V ±5V ±2.5V	•			2.5 2.5 2.7	mV mV mV
	Input V _{OS} Drift	(Note 7)	±2.5V to ±15V	•		10	13	μV/°C
l _{os}	Input Offset Current		±2.5V to ±15V	•			600	nA
I _B	Input Bias Current		±2.5V to ±15V	•			3.6	μA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$ $V_{CM} = \pm 2.5V$ $V_{CM} = \pm 0.5V$	±15V ±5V ±2.5V	•	82 74 64			dB dB dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = ±2.5V to ±15V			87			dB
A _{VOL}	Large-Signal Voltage Gain	$\begin{array}{l} V_{0UT} = \pm 12V, \ R_L = 1k \\ V_{0UT} = \pm 10V, \ R_L = 500\Omega \\ V_{0UT} = \pm 2.5V, \ R_L = 500\Omega \\ V_{0UT} = \pm 2.5V, \ R_L = 150\Omega \\ V_{0UT} = \pm 1V, \ R_L = 500\Omega \end{array}$	±15V ±15V ±5V ±5V ±2.5V	• • • •	2.5 1.5 1.5 1.0 1.3			V/mV V/mV V/mV V/mV V/mV V/mV





ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the temperature range

-40 C $\geq 1\Delta \geq 00$ C, V(M = 0V unices Uniciwise indica. (NUC 9)	$-40^{\circ}C \le T_{\Delta} \le 85^{\circ}C$	$V_{CM} = 0V$ unless otherwise noted.	(Note 9)	
---	---	---------------------------------------	----------	--

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY		MIN	TYP MAX	UNITS
V _{OUT}	Output Swing	$\begin{array}{l} R_L = 1k, V_{IN} = \pm 40mV \\ R_L = 500\Omega, V_{IN} = \pm 40mV \\ R_L = 500\Omega, V_{IN} = \pm 40mV \\ R_L = 150\Omega, V_{IN} = \pm 40mV \\ R_L = 500\Omega, V_{IN} = \pm 40mV \end{array}$	±15V ±15V ±5V ±5V ±2.5V	• • •	13.4 12.7 3.4 3.2 1.2		±V ±V ±V ±V ±V
I _{OUT}	Output Current	$V_{OUT} = \pm 12.7V$ $V_{OUT} = \pm 3.2V$	±15V ±5V	•	25 21		mA mA
I _{SC}	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	•	50		mA
SR	Slew Rate	A _V = -2, (Note 5)	±15V ±5V	•	550 180		V/μs V/μs
GBW	Gain Bandwidth	f = 200kHz	±15V ±5V	•	43 30		MHz MHz
	Channel Separation	$V_{OUT} = \pm 10V, R_L = 500\Omega$	±15V	•	98		dB
Is	Supply Current	Each Amplifier Each Amplifier	±15V ±5V	•		9.0 8.7	mA mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Differential inputs of $\pm 10V$ are appropriate for transient operation only, such as during slewing. Large, sustained differential inputs will cause excessive power dissipation and may damage the part. See Input Considerations in the Applications Information section of this data sheet for more details.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.


Note 4: Input offset voltage is pulse tested and is exclusive of warm-up drift. **Note 5:** Slew rate is measured between $\pm 10V$ on the output with $\pm 6V$ input for $\pm 15V$ supplies and $\pm 1V$ on the output with $\pm 1.75V$ input for $\pm 5V$ supplies. **Note 6:** Full power bandwidth is calculated from the slew rate measurement: FPBW = $SR/2\pi V_P$.


Note 7: This parameter is not 100% tested.

Note 8: The LT1364C/LT1365C are guaranteed functional over the operating temperature range of -40° C to 85° C.


Note 9: The LT1364C/LT1365C are guaranteed to meet specified performance from 0°C to 70°C. The LT1364C/LT1365C are designed, characterized and expected to meet specified performance from -40°C to 85°C, but are not tested or QA sampled at these temperatures. For guaranteed I-grade parts, consult the factory.


TYPICAL PERFORMANCE CHARACTERISTICS







Input Bias Current vs Input Common Mode Voltage














Total Harmonic Distortion











Undistorted Output Swing vs Frequency (±15V)









Slew Rate vs Input Level 2000 $T_A = 25^{\circ}C$ 1800 $V_{S} = \pm 15V$ $A_V = -1$ 1600 $R_F = R_G = 1k$ STEM BATE (V/μS) 1200 1000 800 600 1400 SR⁺ + SR⁻ SR = 400 200 0 14 2 4 6 8 10 12 16 18 20 0 INPUT LEVEL (VP-P) 1364/1365 G24

Undistorted Output Swing vs Frequency (\pm 5V)




OUTPUT VOLTAGE (VP-P)

Capacitive Load Handling







APPLICATIONS INFORMATION

Layout and Passive Components

The LT1364/LT1365 amplifiers are easy to use and tolerant of less than ideal layouts. For maximum performance (for example, fast 0.01% settling) use a ground plane, short lead lengths, and RF-quality bypass capacitors (0.01μ F to 0.1μ F). For high drive current applications use low ESR bypass capacitors (1μ F to 10μ F tantalum).

The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole which can cause peaking or oscillations. If feedback resistors greater than $5k\Omega$ are used, a parallel capacitor of value

$C_F > R_G \; x \; C_{IN}/R_F$

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where a large feedback resistor is used, C_F should be greater than or equal to C_{IN} .

Input Considerations

Each of the LT1364/LT1365 inputs is the base of an NPN and a PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on NPN/PNP beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

The inputs can withstand transient differential input voltages up to 10V without damage and need no clamping or source resistance for protection. Differential inputs, however, generate large supply currents (tens of mA) as required for high slew rates. If the device is used with sustained differential inputs, the average supply current will increase, excessive power dissipation will result and the part may be damaged. **The part should not be used as**



APPLICATIONS INFORMATION

a comparator, peak detector or other open-loop application with large, sustained differential inputs. Under normal, closed-loop operation, an increase of power dissipation is only noticeable in applications with large slewing outputs and is proportional to the magnitude of the differential input voltage and the percent of the time that the inputs are apart. Measure the average supply current for the application in order to calculate the power dissipation.

Capacitive Loading

The LT1364/LT1365 are stable with any capacitive load. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response as shown in the typical performance curves. The photo of the small signal response with 200pF load shows 62% peaking. The large signal response shows the output slew rate being limited to 10V/ μ s by the short-circuit current. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e., 75 Ω) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.

Circuit Operation

The LT1364/LT1365 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive a 500 Ω resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step, whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1364/LT1365 are tested for slew rate in a gain of -2 so higher slew rates can be expected in gains of 1 and -1, and lower slew rates in higher gain configurations.

The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity-gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

Power Dissipation

The LT1364/LT1365 combine high speed and large output drive in small packages. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction temperature (T_J) is calculated from the ambient temperature (T_A) and power dissipation (P_D) as follows:

 $\begin{array}{l} LT1364CN8: \ T_J = T_A + (P_D \times 130^\circ C/W) \\ LT1364CS8: \ T_J = T_A + (P_D \times 190^\circ C/W) \\ LT1365CN: \ T_J = T_A + (P_D \times 110^\circ C/W) \\ LT1365CS: \ T_J = T_A + (P_D \times 150^\circ C/W) \end{array}$

Worst case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). For each amplifier P_{DMAX} is:

 $P_{DMAX} = (V^+ - V^-)(I_{SMAX}) + (V^+/2)^2/R_L$


Example: LT1365 in S16 at 70°C, $V_S = \pm 5V$, $R_L = 150W$

 $P_{DMAX} = (10V)(8.4mA) + (2.5V)^2/150\Omega = 126mW$

 $T_{JMAX} = 70^{\circ}C + (4 \times 126 \text{mW})(150^{\circ}C/\text{W}) = 145^{\circ}C$




SIMPLIFIED SCHEMATIC




PACKAGE DESCRIPTION

Dimension in inches (millimeters) unless otherwise noted.

N8 Package 8-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)




N Package 14-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.


INEAR

TYPICAL APPLICATIONS



PACKAGE DESCRIPTION

Dimension in inches (millimeters) unless otherwise noted.



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1363	70MHz, 1000V/µs Op Amp	Single Version of LT1364/LT1365
LT1361/LT1362	Dual and Quad 50MHz, 800V/µs Op Amps	Lower Power Version of LT1364/LT1365, $V_{OS} = 1mV$, 4mA/Amplifier
LT1358/LT1359	Dual and Quad 25MHz, 600V/µs Op Amps	Lower Power Version of LT1364/LT1365, $V_{OS} = 0.6mV$, 2mA/Amplifier
LT1813	Dual 100MHz, 700V/µs Op Amps	Low Voltage, Low Power LT1364/LT1365, 3mA/Amplifier