Contents LSM303DLM

Contents

1	Block	diagram and pin description	5
	1.1	Block diagram	5
	1.2	Pin description	6
2	Modu	lle specifications	8
	2.1	Sensor characteristics	8
	2.2	Electrical characteristics	9
	2.3	Communication interface characteristics	10
		2.3.1 Sensor I ² C - inter IC control interface	10
3	Abso	Communication interface characteristics	11
4	Termi	inology	12
	4.1	Linear acceleration sensitivity	12
	4.2	Zero-g level	12
	4.3	Sleep-to-wakeup 1	12
_	-	tionality	. ^
5			
	5.1	Factory calibration	13
6	Appli	cation hints 1	14
10	6.1	External capacitors	14
c0//	6.2	Soldering information	
02	6.3	High current wiring effects	15
7	Digita	al interfaces 1	16
	7.1	I ² C serial interface	16
		7.1.1 I ² C operation	17
		7.1.2 Linear acceleration digital interface	18
		7.1.3 Magnetic field digital interface	18
8	Regis	ster mapping	20
9	Regis	ster description 2	22
0/00		Doc ID 018725 Rev 1	
2/38		Doc ID 018725 Rev 1	

	9.1	Linear a	cceleration register description	
		9.1.1	CTRL_REG1_A (20h)	22
		9.1.2	CTRL_REG2_A (21h)	23
		9.1.3	CTRL_REG3_A (22h)	24
		9.1.4	CTRL_REG4_A (23h)	25
		9.1.5	CTRL_REG5_A (24h	26
		9.1.6	HP_FILTER_RESET_A (25h)	26
		9.1.7	REFERENCE_A (26h)	26
		9.1.8	STATUS_REG_A(27h)	
		9.1.9	OUT_X_L_A (28h), OUT_X_H_A (29h)	27
		9.1.10	OUT VI A (2Ah) OUT V H A (2Rh)	27
		9.1.11	OUT_Z_L_A (2Ch), OUT_Z_H_A (2Dh)	27
		9.1.12	INT1_CFG_A (30h)	28
		9.1.13	INT1_SRC_A (31h)	29
		9.1.14	INT1_SRC_A (31h)	29
		9.1.15	INT1_DURATION_A (33h)	29
		9.1.16	INT2_CFG_A (34h)	
		9.1.17	INT2_SRC_A (35h)	31
		9.1.18	INT2_THS_A (36h)	31
		9.1.19	INT2_DURATION_A (37h)	32
	9.2	Magneti	c field sensing register description	32
		9.2.1	CRA_REG_M (00h)	32
	<	9.2.2	CRB_REG_M (01h)	32
		9.2.3	MR_REG_M (02h)	33
\(9.2.4	OUT_X_H_M (03), OUT_X_LH_M (04h)	33
nsol		9.2.5	OUT_Z_H_M (05), OUT_Z_L_M (06h)	34
102		9.2.6	OUT_Y_H_M (07), OUT_Y_L_M (08h)	34
		9.2.7	SR_REG_M (09h)	34
		9.2.8	IR_REG_M (0Ah/0Bh/0Ch)	34
		9.2.9	WHO_AM_I _M (0F)	34
10	Packa	age info	rmation	35
11	Revis	ion hist	ory	36
			-	



List of tables LSM303DLM

List of tables

Table 1.	Device summary	1
Table 1.	Pin description	
Table 3.	Sensor characteristics	
Table 4.	Electrical characteristics	
Table 5.	I ² C slave timing values	
Table 5.	Absolute maximum ratings	
Table 7.	Serial interface pin description	
Table 7.	Serial interface pin description	
Table 9.	Transfer when master is writing one byte to slave	
Table 10.	Transfer when master is writing multiple bytes to slave	
Table 10.	Transfer when master is receiving (reading) one byte of data from slave	16
Table 11.	SAD and read/write patterns	
Table 12.	Transfer when master is receiving (reading) multiple bytes of data from slave	
Table 13.	SAD and read/write patterns	17
Table 14.	SAD and read/write patterns	10
Table 15.	CTRI DEG1 A register	21
Table 10.	CTRL_REG1_A register	21
Table 17.	Power mode and low-power output data rate configurations	21
Table 19.	Normal-mode output data rate configurations and low-pass cut-off frequencies	
Table 19.	CTRL_REG2_A register	
Table 20.	CTRL_REG2_A description	
Table 21.	High-pass filter mode configuration	
Table 23.	High-pass filter cut-off frequency configuration	
Table 23.	CTRL_REG3_A register	
Table 25.	CTRL_REG3_A description	
Table 25.	Data signal on INT 1 and INT 2 pad	
Table 20.	CTRL_REG4_A register	
Table 28.	CTRL_REG4_A description	
Table 20.	CTRL_REG5_A register	
Table 30.	CTRL_REG5_A description	
Table 30.	Sleep-to-wakeup configuration	
Table 31.	REFERENCE_A register	
Table 33.	REFERENCE_A description	
Table 34.	STATUS_REG_A register	
Table 35.	STATUS_REG_A description	
Table 36.	INT1_CFG_A register	
Table 37.	INT1_CFG_A description	
Table 38.	Interrupt 1 source configurations	
Table 39.	INT1_SRC register	
Table 40.	INT1_SRC_A description	
Table 41.	INT1_THS register	
Table 42.	INT1_THS description	
Table 43.	INT1_DURATION_A register	
Table 44.	INT2_DURATION_A description	
Table 45.	INT2_CFG_A register	
Table 46.	INT2_CFG_A description	
Table 47.	Interrupt mode configuration	
Table 48.	INT2 SRC A register	


577

Table 49.	INT2_SRC_A description	30
Table 50.	INT2_THS register	30
Table 51.	INT2_THS description	30
Table 52.	INT2_DURATION_A register	31
Table 53.	INT2_DURATION_A description	31
Table 54.	CRA_REG_M register	31
Table 55.	CRA_REG_M description	31
Table 56.	Data rate configurations	31
Table 57.	CRA_REG register	31
Table 58.	Gain setting	32
Table 59.	MR_REG	32
Table 60.	Magnetic concert on exciting mode	32
Table 61.	SD register	32
Table 02.	SR register description	j. 33
Table 65.	IRA REG M	33
Table 65.	IBB REG M.	33
Table 66.	IRC REG M.	33
Table 67.	WHO_AM_I_M	33
Table 68.	Revision history	35
	INT2_DURATION_A description CRA_REG_M register CRA_REG_M description Data rate configurations CRA_REG register Gain setting. MR_REG MR_REG description Magnetic sensor operating mode SR register SR register description IRA_REG_M IRB_REG_M IRC_REG_M WHO_AM_I_M Revision history	
	16	
	10	
	× O1	
10		
-0//		
-105		
Uh.		

1 Block diagram and pin description

1.1 Block diagram

Figure 1. Block diagram



Doc ID 018725 Rev 1

6/38

1.2 Pin description

Figure 2. Pin connection




Table 2. Pin description

Pin#	Name	Function
1	Reserved	Connect to GND
2	GND	0 V supply
3	Reserved	Connect to GND
4	SA0_A	Linear acceleration signal I ² C less significant bit of the device address (SA0)
5	NC	Internally not connected
6	Vdd	Power supply
7	Reserved	Connect to Vdd
8	Reserved	Leave unconnected
9	Reserved	Leave unconnected
10	Reserved	Leave unconnected
11	Reserved	Leave unconnected
12	SET2	S/R capacitor connection (C2)
13	Reserved	Leave unconnected
14	Reserved	Leave unconnected
15	C1	Reserved capacitor connection (C1)
16	SET1	S/R capacitor connection (C2)
17	Reserved	Connect to GND
18	DRDY_M	Magnetic signal interface data ready
19	SDA_M	Magnetic signal interface I ² C serial data (SDA)

4

Doc ID 018725 Rev 1

Table 2. Pin description (continued)

		4000	(00::::::::::::::::::::::::::::::::::::	
	Pin#	Name	Function	
	20	SCL_M	Magnetic signal interface I ² C serial clock (SCL)	
	21	NC	Internally not connected	
	22	Vdd_IO	Signal interface power supply for I/O pins	
	23	Reserved	Connect to Vdd_IO	
	24	SCL_A	Linear acceleration signal interface I ² C serial clock (SCL)	
	25	SDA_A	Linear acceleration signal interface I ² C serial data (SDA)	
	26	INT1	Inertial Interrupt 1	
	27	INT2	Inertial Interrupt 2	
	28	Reserved	Connect to GND	
Opsole	tepro	ducile	Connect to GND	

8/38 Doc ID 018725 Rev 1

2 Module specifications

2.1 Sensor characteristics

@ Vdd = 2.5 V, T = 25 °C unless otherwise noted^(a).

Table 3. Sensor characteristics

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit	
		FS bit set to 00		±2.0			
LA_FS	Linear acceleration measurement range ⁽²⁾	FS bit set to 01		±4.0	1	g	
	modedioment range	FS bit set to 11		±8.0	140	21	
		GN bits set to 001		±1.3	100		
		GN bits set to 010		±1.9			
		GN bits set to 011		±2.5			
M_FS	Magnetic measurement range	GN bits set to 100		±4.0		gauss	
		GN bits set to 101	10	±4.7			
		GN bits set to 110	,	±5.6			
		GN bits set to 111		±8.1			
		FS bit set to 00 12-bit representation		1			
LA_So	Linear acceleration sensitivity	FS bit set to 01 12-bit representation		2		m <i>g</i> /digit	
	Arich	FS bit set to 11 12-bit representation		3.9			
	2100.	GN bits set to 001 (X,Y)		1100			
		GN bits set to 001 (Z)		980			
	46,	GN bits set to 010 (X,Y)		855			
	3	GN bits set to 010 (Z)		760			
~CO,		GN bits set to 011 (X,Y)		670			
O2		GN bits set to 011 (Z)		600			
M_GN	Magnetic gain setting	GN bits set to 100 (X,Y)		450		LSB/	
IVI_GIN	Magnetic gain setting	GN bits set to 100 (Z)		400		gauss	
		GN bits set to 101 (X,Y)		400			
		GN bits set to 101 (Z)		355			
		GN bits set to 110 (X,Y)		330			
		GN bits set to 110 (Z)		295			
		GN bits set to 111 ⁽²⁾ (X,Y)		230			
		GN bits set to 111 ⁽²⁾ (Z)		205			

a. The product is factory calibrated at 2.5 V. The operational power supply range is from 2.16 V to 3.6 V.

577

Doc ID 018725 Rev 1

9/38

Table 3. Sensor characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
LA_TCSo	Linear acceleration sensitivity change vs. temperature	FS bit set to 00		±0.01		%/°C
LA_TyOff	Linear acceleration typical Zero- <i>g</i> level offset accuracy ^{(3),(4)}	FS bit set to 00		±60		m <i>g</i>
LA_TCOff	Linear acceleration Zero-g level change vs. temperature	Max. delta from 25 °C		±0.5		m <i>g</i> /°C
M_CAS	Magnetic cross-axis sensitivity	Cross field = 0.5 gauss H applied = ±3 gauss		±1		%FS/ gauss
M_EF	Maximum exposed field	No permitting effect on zero reading			10000	gauss
M_R	Magnetic resolution			5	0	mgauss
M_DF	Disturbing field	Sensitivity starts to degrade. Use S/R pulse to restore sensitivity	26	100	20	gauss
Тор	Operating temperature range	10	-40		+85	°C

^{1.} Typical specifications are not guaranteed.

2.2 Electrical characteristics

@ Vdd = 2.5 V, T = 25 °C unless otherwise noted.

Table 4. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vdd	Supply voltage		2.16		3.6	V
Vdd_IO	Module power supply for I/O		1.71	1.8	Vdd+0.1	V
ldd	Current consumption in normal mode ⁽²⁾	-		360		μА
IddPdn	Current consumption in power-down mode			2		μΑ
Тор	Operating temperature range		-40		+85	°C

^{1.} Typical specifications are not guaranteed.

^{2.} Verified by wafer level test and measurement of initial offset and sensitivity.

^{3.} Typical Zero-g level offset value after MSL3 preconditioning.

^{4.} Offset can be eliminated by enabling the built-in high-pass filter.

^{2.} Magnetic sensor setting ODR = 7.5 Hz. Accelerometer sensor ODR = 50 Hz.

2.3 Communication interface characteristics


2.3.1 Sensor I²C - inter IC control interface

Subject to general operating conditions for Vdd and top.

Table 5. I²C slave timing values

Symbol	Parameter	I ² C standard mode ⁽¹⁾		I ² C fast	Unit	
Symbol	Farameter	Min.	Max.	Min.	Max.	Ollit
f _(SCL)	SCL clock frequency	0	100	0	400	KHz
t _{w(SCLL)}	SCL clock low time	4.7		1.3	4/5	110
t _{w(SCLH)}	SCL clock high time	4.0		0.6	11/00	μs
t _{su(SDA)}	SDA setup time	250		100	7.0	ns
t _{h(SDA)}	SDA data hold time	0.01	3.45	0.01	0.9	μs
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time		1000	20 + 0.1C _b ⁽²⁾	300	no
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time		300	20 + 0.1C _b ⁽²⁾	300	ns
t _{h(ST)}	START condition hold time	4	5	0.6		
t _{su(SR)}	Repeated START condition setup time	4.7		0.6		
t _{su(SP)}	STOP condition setup time	4		0.6		μs
t _{w(SP:SR)}	Bus free time between STOP and START condition	4.7		1.3		

- 1. Data based on standard I^2C protocol requirement, not tested in production.
- 2. Cb = total capacitance of one bus line, in pF.



b. Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.

577

Doc ID 018725 Rev 1

11/38

Absolute maximum ratings 3

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 6. **Absolute maximum ratings**

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 4.8	V
Vdd_IO	I/O pins supply voltage	-0.3 to 4.8	O v
Vin	Input voltage on any control pin (SCL, SDA)	-0.3 to Vdd_IO +0.3	V
Λ.	Acceleration (any axis, powered, Vdd = 2.5 V)	3,000 for 0.5 ms	g
A _{POW}	Acceleration (any axis, powered, vdd = 2.5 v)	10,000 for 0.1 ms	g
Λ	Acceleration (any axis, unpowered)	3,000 for 0.5 ms	g
A _{UNP}	Acceleration (any axis, unpowered)	10,000 for 0.1 ms	g
T _{OP}	Operating temperature range	-40 to +85	°C
T _{STG}	Storage temperature range	-40 to +125	°C



This is a mechanical shock sensitive device, improper handling can cause permanent damage to the part.



the The the This is an ESD sensitive device, improper handling can cause permanent damage to

Doc ID 018725 Rev 1 12/38

LSM303DLM Terminology

4 Terminology

4.1 Linear acceleration sensitivity

Linear acceleration sensitivity describes the gain of the accelerometer sensor and can be determined by applying 1 g acceleration to it. As the sensor can measure DC accelerations, this can be done easily by pointing the selected axis towards the ground, noting the output value, rotating the sensor 180 degrees (pointing to the sky) and noting the output value again. By doing so, a ± 1 g acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and over time. The sensitivity tolerance describes the range of sensitivities of a large number of sensors.

4.2 Zero-g level

Zero-*g* level Offset (LA_TyOff) describes the deviation of an actual output signal from the ideal output signal if no linear acceleration is present. A sensor in steady-state on a horizontal surface measures 0 g on both the X and Y axes, whereas the Z axis measures 1 *g*. Ideally, the output is in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as 2's complement number). A deviation from the ideal value in this case is called Zero-*g* offset. Offset is, to some extent, a result of stress to the MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Linear acceleration Zero-*g* level change vs. temperature" (LA_TCOff) in *Table 3*. The Zero-*g* level tolerance (TyOff) describes the standard deviation of the range of Zero-*g* levels of a group of sensors.

4.3 Sleep-to-wakeup

The "sleep-to-wakeup" function, in conjunction with low-power mode, allows further reduction of system power consumption and the development of new smart applications. The LSM303DLM may be set to a low-power operating mode, characterized by lower data rate refreshing. In this way, the device, even if sleeping, continues sensing acceleration and generating interrupt requests.

When the sleep-to-wakeup function is activated, the LSM303DLM is able to automatically wake up as soon as the interrupt event has been detected, increasing the output data rate and bandwidth. With this feature the system may be efficiently switched from low-power mode to full-performance depending on user-selectable positioning and acceleration events, therefore ensuring power-saving and flexibility.

Functionality LSM303DLM

5 Functionality

The LSM303DLM is a system-in-package featuring a 3D digital linear acceleration and 3D digital magnetic field detection sensor.

The system includes specific sensing elements and an IC interface capable of measuring both the linear acceleration and the magnetic field applied on it and to provide a signal to the external world through an I²C serial interface with separated digital output.

The sensing system is manufactured using specialized micromachining processes, while the IC interfaces are realized using a CMOS technology that allows the design of a dedicated circuit which is trimmed to better match the sensing element characteristics.

The LSM303DLM features two data-ready signals (RDY) which indicate when a new set of measured acceleration data and magnetic data are available, therefore simplifying data synchronization in the digital system that uses the device.

The LSM303DLM may also be configured to generate an inertial wakeup and free-fall interrupt signal according to a programmed acceleration event along the enabled axes. Both free-fall and wakeup can be used simultaneously on two different accelerometer interrupts.

5.1 Factory calibration

The IC interface is factory calibrated for linear acceleration sensitivity (LA_So), and linear acceleration Zero-*g* level (LA_TyOff).

The trimming values are stored inside the device in non-volatile memory. When the device is turned on, the trimming parameters are downloaded into the registers to be used during normal operation. This allows the use of the device without further calibration.

LSM303DLM Application hints

6 Application hints




Figure 4. LSM303DLM electrical connection - recommended for I²C fast mode

6.1 External capacitors

The C1 and C2 external capacitors should have a low SR value ceramic type construction. Reservoir capacitor C1 is nominally 4.7 μ F in capacitance, with the set/reset capacitor C2 nominally 0.22 μ F in capacitance.

The device core is supplied through the Vdd line. Power supply decoupling capacitors (C4=100 nF ceramic, C3=10 μF Al) should be placed as near as possible to the supply pin of the device (common design practice). All the voltage and ground supplies must be present at the same time to obtain proper behavior of the IC (refer to *Figure 4*).

The functionality of the device and the measured acceleration/magnetic field data is selectable and accessible through the I²C interface.

The functions, the threshold, and the timing of the two interrupt pins (INT 1 and INT 2) can be completely programmed by the user through the I^2C interface.

Application hints LSM303DLM

6.2 Soldering information

The LGA package is compliant with the ECOPACK[®], RoHS and "Green" standard. It is qualified for soldering heat resistance according to JEDEC J-STD-020.

Leave "pin 1 indicator" unconnected during soldering.

Land pattern and soldering recommendations are available at www.st.com.

6.3 High current wiring effects

High current in the wiring and printed circuit traces can be the cause of errors in magnetic field measurements for compassing.

Conductor-generated magnetic fields add to the Earth's magnetic field, creating errors in compass heading computation.

Keep currents that are higher than 10 mA a few millimeters further away from the sensor IC.

16/38 Doc ID 018725 Rev 1

LSM303DLM Digital interfaces

7 Digital interfaces

The registers embedded inside the LSM303DLM are accessible through two separate I²C serial interfaces; one for the accelerometer core and the other for the magnetometer core. The two interfaces can be connected together on the PCB.

Table 7. Serial interface pin description

Pin name	Pin description	
SCL_A	I ² C serial clock (SCL) for accelerometer	
SDA_A	I ² C serial data (SDA) for accelerometer	
SCL_M	I ² C serial clock (SCL) for magnetometer	4(2)
SDA_M	I ² C serial data (SDA) for magnetometer	111000

7.1 I²C serial interface

The LSM303DLM I^2C is a bus slave. The I^2C is employed to write the data into the registers whose content can also be read back.

The relevant I²C terminology is given in the table below.

Table 8. Serial interface pin description

Term	Description
Transmitter	The device which sends data to the bus
Receiver	The device which receives data from the bus
Master	The device which initiates a transfer, generates clock signals, and terminates a transfer
Slave	The device addressed by the master

There are two signals associated with the I²C bus; the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface.

Digital interfaces LSM303DLM

7.1.1 I²C operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the 8th bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I²C embedded inside the LSM303DLM behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent. Once a slave acknowledge (SAK) has been returned, an 8-bit sub-address (SUB) is transmitted; the 7 LSBs represent the actual register address while the MSB enables address auto-increment. If the MSb of the SUB field is '1', the SUB (register address) is automatically increased to allow multiple data read/write.

Table 9. Transfer when master is writing one byte to slave

Master	ST	SAD + W		SUB		DATA		SP
Slave		16	SAK		SAK		SAK	

Table 10. Transfer when master is writing multiple bytes to slave

Master	ST	SAD + W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

Table 11. Transfer when master is receiving (reading) one byte of data from slave

Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the most significant bit (MSb) first. If a receiver cannot receive another complete byte of data until it has performed some other function, it can hold the clock line SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver does not acknowledge the slave address (i.e. it is not able to receive because it is performing a real-time function) the data line must be left HIGH by the slave. The master can then abort the transfer. A LOW to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

LSM303DLM Digital interfaces

7.1.2 Linear acceleration digital interface

For linear acceleration, the default (factory) 7-bit slave address is 001100xb. The SDO/SA0 pad can be used to modify the least significant bit of the device address. If the SA0 pad is connected to voltage supply, the LSB is '1' (address 0011001b) otherwise, if the SA0 pad is connected to ground, the LSB value is '0' (address 0011000b). This solution permits connecting and addressing two different accelerometers to the same I²C lines.

The slave address is completed with a read/write bit. If the bit is '1' (read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (write), the master transmits to the slave with the direction unchanged. *Table 12* explains how the SAD+read/write bit pattern is composed, listing all the possible configurations.

Table 12.	SAD and	read/write	patterns
-----------	---------	------------	----------

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	001100	0	1	00110001 (31h)
Write	001100	0	0(0	00110000 (30h)
Read	001100	1	1	00110011 (33h)
Write	001100	1 6	0	00110010 (32h)

In order to read multiple bytes, it is necessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of the first register to be read.

In the presented communication format, MAK is master acknowledge and NMAK is no master acknowledge.

Table 13. Transfer when master is receiving (reading) multiple bytes of data from slave

Master	ST	SAD+W	4C	SUB		SR	SAD+R			MAK		MAK		NMAK	SP
Slave		OK	SAK		SAK			SAK	DATA		DATA		DATA		

7.1.3 Magnetic field digital interface

For magnetic sensors the default (factory) 7-bit slave address is 0011110xb.

The slave address is completed with a read/write bit. If the bit is '1' (read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (write), the master transmits to the slave with the direction unchanged. *Table 14* explains how the SAD is composed.

Table 14. SAD and read/write patterns

Command	SAD[6:0]	R/W	SAD+R/W
Read	0011110	1	00111101 (3Dh)
Write	0011110	0	00111100 (3Ch)

Digital interfaces LSM303DLM

Magnetic signal interface reading/writing

The interface uses an address pointer to indicate which register location is to be read from or written to. These pointer locations are sent from the master to this slave device and succeed the 7-bit address plus 1 bit read/write identifier.

To minimize communication between the master and magnetic digital interface of LSM303DLM, the address pointer updates automatically without master intervention.

This automatic address pointer update has two additional features. First, when address 12 or higher is accessed, the pointer updates to address 00, and secondly, when address 08 is reached, the pointer rolls back to address 03. Logically, the address pointer operation functions as shown below.

If (address pointer = 08) then the address pointer = 03

Or else, if (address pointer >= 12) then the address pointer = 0

Or else, (address pointer) = (address pointer) + 1

The address pointer value itself cannot be read via the I²C bus.

Any attempt to read an invalid address location returns 0, and any write to an invalid address location, or an undefined bit within a valid address location, is ignored by this device.

LSM303DLM Register mapping

8 Register mapping

Table 15 provides a listing of the 8-bit registers embedded in the device and the related addresses:

Table 15. Register address map

Name	Slave	Type	Register	address	Default	Comment
Name	address	Type	Hex	Binary	Delault	Comment
Reserved (do not modify)	Table 12		00 - 1F			Reserved
CTRL_REG1_A	Table 12	rw	20	010 0000	00000111	4(2)
CTRL_REG2_A	Table 12	rw	21	010 0001	00000000	Con
CTRL_REG3_A	Table 12	rw	22	010 0010	00000000	
CTRL_REG4_A	Table 12	rw	23	010 0011	00000000	
CTRL_REG5_A	Table 12	rw	24	010 0100	00000000	
HP_FILTER_RESET_A	Table 12	r	25	010 0101		Dummy register
REFERENCE_A	Table 12	rw	26	010 0110	00000000	
STATUS_REG_A	Table 12	r	27	010 0111	00000000	
OUT_X_L_A	Table 12	r	28	010 1000	output	
OUT_X_H_A	Table 12	r	29	010 1001	output	
OUT_Y_L_A	Table 12	ľ	2A	010 1010	output	
OUT_Y_H_A	Table 12	r	2B	010 1011	output	
OUT_Z_L_A	Table 12	r	2C	010 1100	output	
OUT_Z_H_A	Table 12	r	2D	010 1101	output	
Reserved (do not modify)	Table 12		2E - 2F			Reserved
INT1_CFG_A	Table 12	rw	30	011 0000	00000000	
INT1_SOURCE_A	Table 12	r	31	011 0001	00000000	
INT1_THS_A	Table 12	rw	32	011 0010	00000000	
INT1_DURATION_A	Table 12	rw	33	011 0011	00000000	
INT2_CFG_A	Table 12	rw	34	011 0100	00000000	
INT2_SOURCE_A	Table 12	r	35	011 0101	00000000	
INT2_THS_A	Table 12	rw	36	011 0110	00000000	
INT2_DURATION_A	Table 12	rw	37	011 0111	00000000	
Reserved (do not modify)	Table 12	1	38 - 3F			Reserved
CRA_REG_M	Table 14	rw	00	00000000	00010000	
CRB_REG_M	Table 14	rw	01	0000001	00100000	
MR_REG_M	Table 14	rw	02	0000010	00000011	

Register mapping LSM303DLM

Table 15. Register address map (continued)

Name	Slave	Typo	Register	address	Default	Comment
Name	address	Type	Hex	Binary	Delault	Comment
OUT_X_H_M	Table 14	r	03	00000011	output	
OUT_X_L_M	Table 14	r	04	00000100	output	
OUT_Y_H_M	Table 14	r	07	00000101	output	
OUT_Y_L_M	Table 14	r	08	00000110	output	
OUT_Z_H_M	Table 14	r	05	00000111	output	
OUT_Z_L_M	Table 14	r	06	00001000	output	
SR_REG_Mg	Table 14	r	09	00001001	00000000	4/21
IRA_REG_M	Table 14	r	0A	00001010	01001000	
IRB_REG_M	Table 14	r	0B	00001011	00110100	
IRC_REG_M	Table 14	r	0C	00001100	00110011	
Reserved (do not modify)	Table 14		0D - 0E	50,		Reserved
WHO_AM_I_M	Table 14	r	0F	00001111	00111100	Who am I ID
Reserved (do not modify)	Table 14		10 - 3A	0,		Reserved

Registers marked as "reserved" must not be changed. Writing to these registers may cause permanent damage to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibrated values. Their content is automatically restored when the device is powered up.

9 **Register description**

The device contains a set of registers which are used to control its behavior and to retrieve acceleration data. The register address, made up of 7 bits, is used to identify them and to write the data through the serial interface.

9.1 Linear acceleration register description

9.1.1 CTRL_REG1_A (20h)

Table 16. CTRL REG1 A register

Table 16. CTRL_REG1_A register PM2 PM1 PM0 DR1 DR0 Zen Yen Xen Table 17. CTRL_REG1_A description	CIRL_RI	EG1_A (2	un)				1	
0100	Table 16.	CTRL_RE	G1_A regi	ster			1/2	21
Table 17 CTRI REG1 A description	PM2	PM1	PM0	DR1	DR0	Zen	Yen	Xen
Table 17. OTTE_NEGT_A description	Table 17.	CTRL_RE	EG1_A dese	cription		Pro	20,0	

Table 17. CTRL REG1 A description

PM2 - PM0	Power mode selection. Default value: 000 (000: power-down; others: refer to <i>Table 18</i>)
DR1, DR0	Data rate selection. Default value: 00 (00:50 Hz; others: refer to <i>Table 19</i>)
Zen	Z axis enable. Default value: 1 (0: Z axis disabled; 1: Z axis enabled)
Yen	Y axis enable. Default value: 1 (0: Y axis disabled; 1: Y axis enabled)
Xen	X axis enable. Default value: 1 (0: X axis disabled; 1: X axis enabled)

PM bits allow selection between power-down and two operating active modes. The device is in power-down mode when the PD bits are set to "000" (default value after boot). Table 18 shows all the possible power mode configurations and respective output data rates. Output data in the low-power modes are computed with a low-pass filter cut-off frequency defined by DR1 and DR0 bits.

DR bits, in normal-mode operation, select the data rate at which acceleration samples are produced. In low-power mode they define the output data resolution. Table 19 shows all the possible configurations for the DR1 and DR0 bits.

Table 18. Power mode and low-power output data rate configurations

PM2	PM1	РМ0	Power mode selection	Output data rate [Hz] ODR _{LP}
0	0	0	Power-down	
0	0	1	Normal mode	ODR
0	1	0	Low-power	0.5

Register description LSM303DLM

Table 18. Power mode and low-power output data rate configurations (continued)

PM2	PM1	РМО	Power mode selection	Output data rate [Hz] ODR _{LP}
0	1	1	Low-power	1
1	0	0	Low-power	2
1	0	1	Low-power	5
1	1	0	Low-power	10

Table 19. Normal-mode output data rate configurations and low-pass cut-off frequencies

DR1	DR0	Output data rate [Hz] ODR	Low-pass filter cut-off frequency [Hz]
0	0	50	37
0	1	100	74
1	0	400	292
1	1	1000	780

9.1.2 CTRL_REG2_A (21h)

Table 20. CTRL_REG2_A register

ĺ	воот	HPM1	HPM0	FDS	HPen2	HPen1	HPCF1	HPCF0

CTRL_REG2_A description Table 21.

	воот	Reboot memory content. Default value: 0 (0: normal mode; 1: reboot memory content)
1050/6	HPM1, HPM0	High-pass filter mode selection. Default value: 00 (00: normal mode; others: refer to <i>Table 22</i>)
Op	FDS	Filtered data selection. Default value: 0 (0: internal filter bypassed; 1: data from internal filter sent to output register)
	HPen2	High-pass filter enabled for Interrupt 2 source. Default value: 0 (0: filter bypassed; 1: filter enabled)
	HPen1	High-pass filter enabled for Interrupt 1 source. Default value: 0 (0: filter bypassed; 1: filter enabled)
	HPCF1, HPCF0	High-pass filter cut-off frequency configuration. Default value: 00 (00: HPc=8; 01: HPc=16; 10: HPc=32; 11: HPc=64)

The **BOOT** bit is used to refresh the content of internal registers stored in the Flash memory block. At device power-up, the content of the Flash memory block is transferred to the internal registers related to trimming functions to permit good device behavior. If, for any

24/38 Doc ID 018725 Rev 1 reason, the content of the trimming registers has changed, it is sufficient to use this bit to restore the correct values. When the BOOT bit is set to '1' the content of the internal Flash is copied to the corresponding internal registers and is used to calibrate the device. These values are factory-trimmed and are different for every accelerometer. They permit good device behavior and normally do not have to be modified. At the end of the boot process, the BOOT bit is again set to '0'.

Table 22. High-pass filter mode configuration

HPM1	НРМ0	High-pass filter mode
0	0	Normal mode (reset reading HP_RESET_FILTER)
0	1	Reference signal for filtering
1	0	Normal mode (reset reading HP_RESET_FILTER)

HPCF[1:0]. These bits are used to configure the high-pass filter cut-off frequency (f_t) , which is given by:

$$f_t = In \left(1 - \frac{1}{HPc} \right) \cdot \frac{f_s}{2\pi}$$

The equation can be simplified to the following approximated equation:

$$f_t = \frac{f_s}{6 \cdot HPc}$$

Table 23. High-pass filter cut-off frequency configuration

HPcoeff2,1	f _t [Hz] f _t [Hz] Data rate = 50 Hz Data rate = 100 Hz		f _t [Hz] Data rate = 400 Hz	f _t [Hz] Data rate = 1000 Hz	
00	9 1	2	8	20	
01	0.5	1	4	10	
10	0.25	0.5	2	5	
11	0.125	0.25	1	2.5	

9.1.3 CTRL_REG3_A (22h)

Table 24. CTRL_REG3_A register

IHL	PP_OD	LIR2	I2_CFG1	I2_CFG0	LIR1	I1_CFG1	I1_CFG0

Table 25. CTRL_REG3_A description

IHL	Interrupt active high, low. Default value: 0 (0: active high; 1: active low)
PP_OD	Push-pull/open drain selection on interrupt pad. Default value 0. (0: push-pull; 1: open drain)

Table 25. CTRL REG3 A description (continued)

LIR2	Latch interrupt request on INT2_SRC register, with INT2_SRC register cleared by reading INT2_SRC itself. Default value: 0. (0: interrupt request not latched; 1: interrupt request latched)				
I2_CFG1, I2_CFG0	Data signal on INT 2 pad control bits. Default value: 00. (see <i>Table 26</i>)				
LIR1	Latch interrupt request on INT1_SRC register, with INT1_SRC register cleared by reading INT1_SRC register. Default value: 0. (0: interrupt request not latched; 1: interrupt request latched)				
I1_CFG1, I1_CFG0	Data signal on INT 1 pad control bits. Default value: 00. (see <i>Table 26</i>)				

Table 26. Data signal on INT 1 and INT 2 pad

II_CFG0	(see Table 26)	*(6)
Table 26. Da	ata signal on INT 1 and INT 2	pad
I1(2)_CFG	G1 I1(2)_CFG0	INT 1(2) Pad
0	0	Interrupt 1 (2) source
0	1	Interrupt 1 source OR Interrupt 2 source
1	0	Data ready
1	1	Boot running

9.1.4 CTRL REG4 A (23h)

Table 27. CTRL REG4 A register

BDU	BLE	FS1	FS0	0	0	0 ⁽¹⁾		

^{1.} This bit must be set to '0' for correct working of the device.

Table 28. CTRL_REG4_A description

BDU	Block data update. Default value: 0 (0: continuos update; 1: output registers not updated between MSB and LSB reading)
BLE	Big/little endian data selection. Default value 0. (0: data LSB @ lower address; 1: data MSB @ lower address)
FS1, FS0	Full-scale selection. Default value: 00. (00: ±2 <i>g</i> ; 01: ±4 <i>g</i> ; 11: ±8 <i>g</i>)

The BDU bit is used to inhibit output register updates between the reading of the upper and lower register parts. In default mode (BDU = '0'), the lower and upper register parts are updated continuously. If it is not certain whether to read faster than the output data rate, it is recommended to set BDU bit to '1'. In this way, after the reading of the lower (upper) register part, the content of that output register is not updated until the upper (lower) part is read also. This feature avoids reading LSB and MSB related to different samples.

26/38 Doc ID 018725 Rev 1

9.1.5 CTRL_REG5_A (24h)

Table 29. CTRL_REG5_A register

0	0	0	0	0	0	TurnOn1	TurnOn0

Table 30. CTRL_REG5_A description

TurnOn1, TurnOn0	Turn-on mode selection for sleep-to-wakeup function. Default value: 00.
---------------------	---

TurnOn bits are used for turning on the sleep-to-wakeup function.

Table 31. Sleep-to-wakeup configuration

TurnOn1	TurnOn0	Sleep-to-wakeup status
0	0	Sleep-to-wakeup function is disabled
1	1	Turned on: the device is in low-power mode (ODR is defined in CTRL_REG1_A)

By setting the TurnOn [1:0] bits to 11, the "sleep-to-wakeup" function is enabled. When an interrupt event occurs, the device goes into normal mode, increasing the ODR to the value defined in CTRL_REG1_A. Although the device is in normal mode, CTRL_REG1_A content is not automatically changed to "normal mode" configuration.

9.1.6 HP_FILTER_RESET_A (25h)

Dummy register. Reading at this address instantaneously zeroes the content of the internal high-pass filter. If the high-pass filter is enabled, all three axes are instantaneously set to 0 *g.* This makes it possible to surmount the settling time of the high-pass filter.

9.1.7 **REFERENCE_A** (26h)

Table 32. REFERENCE A register

	Ref7	Ref6	Ref5	Ref4	Ref3	Ref2	Ref1	Ref0

Table 33. REFERENCE_A description

Ref7 - Ref0	Reference value for high-pass filter. Default value: 00h.
-------------	---

This register sets the acceleration value taken as a reference for the high-pass filter output.

When the filter is turned on (at least one FDS, HPen2, or HPen1 bit is equal to '1') and HPM bits are set to "01", filter out is generated taking this value as a reference.

577

Register description LSM303DLM

9.1.8 **STATUS_REG_A(27h)**

Table 34. STATUS_REG_A register

ĺ	ZYXOR	ZOR	YOR	XOR	ZYXDA	ZDA	YDA	XDA
- 1	_	_	_	_				

Table 35. STATUS_REG_A description

ZYXOR	X, Y, and Z axis data overrun. Default value: 0 (0: no overrun has occurred, 1: new data has overwritten the previous one)
ZOR	Z axis data overrun. Default value: 0 (0: no overrun has occurred, 1: new data for the Z-axis has overwritten the previous one)
YOR	Y axis data overrun. Default value: 0 (0: no overrun has occurred, 1: new data for the Y-axis has overwritten the previous one)
XOR	X axis data overrun. Default value: 0 (0: no overrun has occurred, 1: new data for the X-axis has overwritten the previous one)
ZYXDA	X, Y, and Z axis new data available. Default value: 0 (0: a new set of data is not yet available, 1: a new set of data is available)
ZDA	Z axis new data available. Default value: 0 (0: new data for the Z-axis is not yet available, 1: new data for the Z-axis is available)
YDA	Y axis new data available. Default value: 0 (0: new data for the Y-axis is not yet available, 1: new data for the Y-axis is available)
XDA	X axis new data available. Default value: 0 (0: new data for the X-axis is not yet available, 1: new data for the X-axis is available)

9.1.9 OUT_X_L_A (28h), OUT_X_H_A (29h)

X-axis acceleration data. The value is expressed as 2's complement.

9.1.10 OUT_Y_L_A (2Ah), OUT_Y_H_A (2Bh)

Y-axis acceleration data. The value is expressed as 2's complement.

9.1.11 OUT_Z_L_A (2Ch), OUT_Z_H_A (2Dh)

Z-axis acceleration data. The value is expressed as 2's complement.

9.1.12 INT1_CFG_A (30h)

Table 36. INT1_CFG_A register

	AOI	6D	ZHIE	ZLIE	YHIE	YLIE	XHIE	XLIE	l
--	-----	----	------	------	------	------	------	------	---

Table 37. INT1_CFG_A description

AOI	AND/OR combination of interrupt events. Default value: 0 (see <i>Table 38</i>).
6D	6-direction detection function enable. Default value: 0 (see <i>Table 38</i>).
ZHIE	Enable interrupt generation on Z high event. Default value: 0 (0: disable interrupt request, 1: enable interrupt request on measured accel. value higher than preset threshold)
ZLIE	Enable interrupt generation on Z low event. Default value: 0 (0: disable interrupt request, 1: enable interrupt request on measured accel. value lower than preset threshold)
YHIE	Enable interrupt generation on Y high event. Default value: 0 (0: disable interrupt request, 1: enable interrupt request on measured accel. value higher than preset threshold)
YLIE	Enable interrupt generation on Y low event. Default value: 0 (0: disable interrupt request, 1: enable interrupt request on measured accel. value lower than preset threshold)
XHIE	Enable interrupt generation on X high event. Default value: 0 (0: disable interrupt request, 1: enable interrupt request on measured accel. value higher than preset threshold)
XLIE	Enable interrupt generation on X low event. Default value: 0 (0: disable interrupt request, 1: enable interrupt request on measured accel. value lower than preset threshold)

Configuration register for Interrupt 1 source.

Table 38. Interrupt 1 source configurations

AOI	6D	Interrupt mode			
0	0	OR combination of interrupt events			
0	1	6-direction movement recognition			
1 0		AND combination of interrupt events			
1	1	6-direction position recognition			

9.1.13 INT1_SRC_A (31h)

Table 39. INT1 SRC register

		<u> </u>					
0	IA	ZH	ZL	YH	YL	XH	XL

477

Register description LSM303DLM

Table 40. INT1_SRC_A description

IA	Interrupt active. Default value: 0 (0: no interrupt has been generated, 1: one or more interrupts have been generated)
ZH	Z high. Default value: 0 (0: no interrupt, 1: Z high event has occurred)
ZL	Z low. Default value: 0 (0: no interrupt, 1: Z low event has occurred)
YH	Y high. Default value: 0 (0: no interrupt, 1: Y high event has occurred)
YL	Y low. Default value: 0 (0: no interrupt, 1: Y low event has occurred)
ХН	X high. Default value: 0 (0: no interrupt, 1: X high event has occurred)
XL	X low. Default value: 0 (0: no interrupt, 1: X low event has occurred)

Interrupt 1 source register. Read-only register.

Reading at this address clears the INT1_SRC_A IA bit (and the interrupt signal on the INT 1 pin) and allows the refreshing of data in the INT1_SRC_A register if the latched option was chosen.

9.1.14 INT1_THS_A (32h)

Table 41. INT1_THS register

0 THS6 THS5	THS4	THS3	THS2	THS1	THS0
-------------	------	------	------	------	------

Table 42. INT1_THS description

THS6 - THS0	Interrupt 1 threshold. Default value: 000 0000
-------------	--

9.1.15 INT1_DURATION_A (33h)

Downloaded from Arrow.com.

Table 43. INT1_DURATION_A register

0 D6 D5	D4 D3	D2	D1	D0
---------	-------	----	----	----

Table 44. INT2_DURATION_A description

Duration value. Delauit value. 000 0000	D6 - D0	Duration value. Default value: 000 0000
---	---------	---

The **D6 - D0** bits set the minimum duration of the Interrupt 2 event to be recognized. Duration steps and maximum values depend on the ODR chosen.

30/38 Doc ID 018725 Rev 1

9.1.16 INT2_CFG_A (34h)

Table 45. INT2_CFG_A register

AOI 6D ZHIE	ZLIE	YHIE	YLIE	XHIE	XLIE
-------------	------	------	------	------	------

Table 46. INT2_CFG_A description

AOI	AND/OR combination of interrupt events. Default value: 0 (see <i>Table 47</i>).
6D	6-direction detection function enable. Default value: 0 (see <i>Table 47</i>).
ZHIE	Enable interrupt generation on Z high event. Default value: 0 (0: disable interrupt request, 1: enable interrupt request on measured accel. value higher than preset threshold)
ZLIE	Enable interrupt generation on Z low event. Default value: 0 (0: disable interrupt request, 1: enable interrupt request on measured accel. value lower than preset threshold)
YHIE	Enable interrupt generation on Y high event. Default value: 0 (0: disable interrupt request, 1: enable interrupt request on measured accel. value higher than preset threshold)
YLIE	Enable interrupt generation on Y low event. Default value: 0 (0: disable interrupt request, 1: enable interrupt request on measured accel. value lower than preset threshold)
XHIE	Enable interrupt generation on X high event. Default value: 0 (0: disable interrupt request, 1: enable interrupt request on measured accel. value higher than preset threshold)
XLIE	Enable interrupt generation on X low event. Default value: 0 (0: disable interrupt request, 1: enable interrupt request on measured accel. value lower than preset threshold)

Configuration register for Interrupt 2 source.

Table 47. Interrupt mode configuration

AOI	6D	Interrupt mode		
0	0	OR combination of interrupt events		
0	1	6-direction movement recognition		
1	0	AND combination of interrupt events		
1	1	6-direction position recognition		

Register description LSM303DLM

9.1.17 INT2_SRC_A (35h)

Table 48. INT2_SRC_A register

0 IA ZH	ZL	ΥH	YL	XH	XL
---------	----	----	----	----	----

Table 49. INT2_SRC_A description

IA	Interrupt active. Default value: 0 (0: no interrupt has been generated; 1: one or more interrupts have been generated)
ZH	Z high. Default value: 0 (0: no interrupt, 1: Z high event has occurred)
ZL	Z low. Default value: 0 (0: no interrupt; 1: Z low event has occurred)
YH	Y high. Default value: 0 (0: no interrupt, 1: Y high event has occurred)
YL	Y low. Default value: 0 (0: no interrupt, 1: Y low event has occurred)
ХН	X high. Default value: 0 (0: no interrupt, 1: X high event has occurred)
XL	X Low. Default value: 0 (0: no interrupt, 1: X low event has occurred)

Interrupt 2 source register. Read-only register.

Reading at this address clears the INT2_SRC_A IA bit (and the interrupt signal on the INT 2 pin) and allows the refreshing of data in the INT2_SRC_A register if the latched option was chosen.

9.1.18 INT2_THS_A (36h)

Table 50. INT2_THS register

0 THS6 THS5 THS4 THS3 THS2 THS1 TI	HS0
------------------------------------	-----

Table 51. INT2_THS description

THS6 - THS0	Interrupt 1 threshold. Default value: 000 0000
-------------	--

9.1.19 INT2_DURATION_A (37h)

Table 52. INT2_DURATION_A register

			9				
0	D6	D5	D4	D3	D2	D1	D0

Table 53. INT2_DURATION_A description

D6 - D0 Duration value. Default value: 000 0000

The **D6 - D0** bits set the minimum duration of the Interrupt 2 event to be recognized. Duration time steps and maximum values depend on the ODR chosen.

9.2 Magnetic field sensing register description

9.2.1 CRA_REG_M (00h)

Table 54. CRA REG M register

_								
ĺ	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	DO2	DO1	DO0	0 ⁽¹⁾	0 ⁽¹⁾

^{1.} This bit must be set to '0' for correct working of the device.

Table 55. CRA_REG_M description

DO2 to DO0	Data output rate bits. These bits set the rate at which data is written to all three data
002 10 000	output registers (refer to <i>Table 56</i>). Default value: 100

Table 56. Data rate configurations

DO2 DO1		DO0	Minimum data output rate (Hz)		
0	0	0	0.75		
0 0		(2)	1.5		
0 1		0	3.0		
0 1		1	7.5		
100		0	15		
1 0		1	30		
1 1		0	75		
1 1		1	220		

9.2.2 CRB_REG_M (01h)

Table 57. CRA_REG register

	_	•					
GN2	GN1	GN0	0 ⁽¹⁾				

^{1.} This bit must be set to '0' for correct working of the device.

CRA_REG description

GN1-0	Gain configuration bits. The gain configuration is common for all channels (refer to <i>Table 58</i>)
-------	--

477

Register description LSM303DLM

Table 58. Gain setting

GN2	GN1	GN0	Sensor input field range [Gauss]	Gain X/Y and Z [LSB/Gauss]	Gain Z [LSB/Gauss]	Output range
0	0	1	±1.3	1100	980	
0	1	0	±1.9	855	760	
0	1	1	±2.5	670	600	. 5000 0 0555
1	0	0	±4.0	450	400	0xF800-0x07FF (-2048-2047)
1	0	1	±4.7	400	355	(2010 2011)
1	1	0	±5.6	330	295	*(5)
1	1	1	±8.1	230	205	100

9.2.3 MR_REG_M (02h)

Table 59. MR_REG

MR_REG_M (02h)					Dlogg.					
Table 59. MR_REG						i oʻl	8,			
	0 ⁽¹⁾		0 ⁽¹⁾	MD1	MD0					

^{1.} This bit must be set to '0' for correct working of the device

MR_REG description Table 60.

	Mode select bits. These bits select the operation mode of this device (refer to <i>Table 61</i>)
--	---

Table 61. Magnetic sensor operating mode

MD1 MD0 Mode			
0 Continuous-conversion mode			
0	1	Single-conversion mode	
1	0	Sleep-mode. Device is placed in sleep-mode	
1	1	Sleep-mode. Device is placed in sleep-mode	

9.2.4 OUT_X_H_M (03), OUT_X_LH_M (04h)

X-axis magnetic field data. The value is expressed as 2's complement.

9.2.5 OUT_Z_H_M (05), OUT_Z_L_M (06h)

Z-axis magnetic field data. The value is expressed as 2's complement.

9.2.6 OUT_Y_H_M (07), OUT_Y_L_M (08h)

Y-axis magnetic field data. The value is expressed as 2's complement.

34/38 Doc ID 018725 Rev 1

SR_REG_M (09h) 9.2.7

Table 62. **SR** register

	 	 	 LOCK	DRDY

Table 63. SR register description

	Data output register lock. Once a new set of measurements is available, this bit is set when the first magnetic field data register has been read.
DRDY	Data ready bit. This bit is when a new set of measurements is available.

IR_REG_M (0Ah/0Bh/0Ch) 9.2.8

Table 64. IRA_REG_M

DRDY	Data ready bit. This bit is when a new set of measurements is available.						
IR_REG_M (0Ah/0Bh/0Ch)							
Table 64.	IKA_KEG	IRA_REG_M					
0	1	0	0	1	0	0	0
Table 65. IRB_REG_M							
0	0	1	1	0	1	0	0
	•	-	1 - (-		•

IRB_REG_M Table 65.

		_						
0	0	1	1	0	1	0	0	

IRC_REG_M Table 66.

	· ·	1 1	4			- 1	1 1
0	U	1		U	0		I I

WHO_AM_I _M (0F) 9.2.9

Table 67. WHO AM I M

iable of	. , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	WIO_AM_I_W					
0	0	1	1	1	1	0	0
*6							
16/6							
50							
002							

Package information LSM303DLM

10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.


Figure 5. LGA-28: mechanical data and package dimensions

Dimensions						
Ref.						
itoi.	Min.	Тур.	Max.			
A1			1			
A2		0.785				
А3		0.200				
D1	4.850	5.000	5.150			
E1	4.850	5.000	5.150			
L1		1.650				
L2		3.300	1			
N1		0.550				
М	0.040	0.100	0.160			
T1	0.260	0.300	0.340			
T2	0.360	0.400	0.440			
d	. C	0.200				
k	40	0.050				
h) <u> </u>	0.100				

Outline and mechanical data



LGA-28 (5x5x1)
Land Grid Array Packages



36/38 Doc ID 018725 Rev 1

LSM303DLM Revision history

11 Revision history

Table 68. Document revision history

Date	Revision	Changes
11-Apr-2011	1	Initial release.

Obsolete Product(s) Obsolete Product(s)

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

38/38 Doc ID 018725 Rev 1

