


# **BLOCK DIAGRAM**



Integrated Silicon Solution, Inc.- www.issi.com Rev. D 07/31/2017




## **PIN CONFIGURATION**

#### 512K x 36, 165-Ball BGA (Top View)

	1	2	3	4	5	6	7	8	9	10	11
А	NC	А	/CE	/BWc	/BWb	/CE2	/BWE	/ADSC	/ADV	А	NC
В	NC	Α	CE2	/BWd	/BWa	CLK	/GW	/OE	/ADSP	Α	NC
С	DQPc	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQPb
D	DQc	DQc	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQb	DQb
Е	DQc	DQc	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQb	DQb
F	DQc	DQc	$V_{\text{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQb	DQb
G	DQc	DQc	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQb	DQb
н	NC	V <sub>SS</sub>	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	DQd	DQd	$V_{\text{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	DQa
к	DQd	DQd	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	DQa
L	DQd	DQd	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	DQa
М	DQd	DQd	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	DQa
Ν	DQPd	NC	$V_{DDQ}$	$V_{SS}$	NC	А	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQPa
Ρ	NC	NC	А	А	TDI	A1*	TDO	А	А	А	А
R	MODE	NC	А	А	TMS	A0*	TCK	А	А	А	А

Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.



Bottom View 165-Ball, 13 mm x 15mm BGA


#### **PIN DESCRIPTIONS**

Symbol	Pin Name					
CLK	Synchronous Clock					
A0,A1	Synchronous Burst Address Inputs					
A	Address Inputs					
/ADV	Synchronous Burst Address Advance					
/ADSP	Address Status Processor					
/ADSC	Address Status Controller					
MODE	Burst Sequence Selection					
/CE,CE2,/CE2	Synchronous Chip Enable					
/BWE	Byte Write Enable					
/BWx (x=a-d)	Synchronous Byte Write Inputs					
/GW	Global Write Enable					
/OE	Output Enable					
DQx	Data Inputs/Outputs					
DQPx	Parity Data I/O					
TCK,TDI, TDO,TMS	JTAG Pins					
ZZ	Power Sleep Mode					
NC	No Connect					
V <sub>DD</sub>	Power Supply					
V <sub>DDQ</sub>	I/O Power Supply					
V <sub>SS</sub>	Ground					

	1	2	3	4	5	6	7	8	9	10	11
А	NC	А	/CE	/BWb	NC	/CE2	/BWE	/ADSC	/ADV	А	А
В	NC	А	CE2	NC	/BWa	CLK	/GW	/OE	/ADSP	А	NC
С	NC	NC	$V_{\text{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQPa
D	NC	DQb	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\text{DDQ}}$	NC	DQa
Е	NC	DQb	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
F	NC	DQb	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
G	NC	DQb	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
Н	NC	$V_{SS}$	NC	$V_{\text{DD}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	DQb	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	NC
К	DQb	NC	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	NC
L	DQb	NC	$V_{\text{DDQ}}$	$V_{\text{DD}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\text{DDQ}}$	DQa	NC
М	DQb	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	NC
Ν	DQPb	NC	$V_{DDQ}$	$V_{SS}$	NC	А	NC	$V_{SS}$	$V_{DDQ}$	NC	NC
Ρ	NC	NC	А	А	TDI	A1*	TDO	А	А	А	А
R	MODE	NC	А	А	TMS	A0*	TCK	А	А	А	А

#### 1024K x 18, 165-Ball BGA (Top View)

Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.



Bottom View 165-Ball, 13 mm x 15mm BGA

## **PIN DESCRIPTION**

Symbol	Pin Name				
CLK	Synchronous Clock				
A0,A1	Synchronous Burst Address Inputs				
A	Address Inputs				
/ADV	Synchronous Burst Address Advance				
/ADSP	Address Status Processor				
/ADSC	Address Status Controller				
MODE	Burst Sequence Selection				
CE, /CE, CE2	Synchronous Chip Enable				
/BWE	Byte Write Enable				
/BWx (x=a-b)	Synchronous Byte Write Inputs				
/GW	Global Write Enable				
/OE	Output Enable				
DQx	Data Inputs/Outputs				
TCK,TDI, TDO,TMS	JTAG Pins				
ZZ	Power Sleep Mode				
NC	No Connect				
V <sub>DD</sub>	Power Supply				
V <sub>DDQ</sub>	I/O Power Supply				
V <sub>SS</sub>	Ground				



## 512K x 36, 119-Ball BGA (Top View)

	1	2	3	4	5	6	7
А	$V_{DDQ}$	А	А	/ADSP	А	А	$V_{DDQ}$
В	NC	А	А	/ADSC	А	А	NC
С	NC	А	А	$V_{DD}$	А	А	NC
D	DQc	DQPc	$V_{SS}$	NC	$V_{SS}$	DQPb	DQb
Е	DQc	DQc	$V_{SS}$	/CE	$V_{SS}$	DQb	DQb
F	V <sub>DDQ</sub>	DQc	$V_{SS}$	/OE	$V_{SS}$	DQb	V <sub>DDQ</sub>
G	DQc	DQc	/BWc	/ADV	/BWb	DQb	DQb
Н	DQc	DQc	V <sub>SS</sub>	/GW	V <sub>SS</sub>	DQb	DQb
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	VDD	$V_{DDQ}$
К	DQd	DQd	V <sub>SS</sub>	CLK	V <sub>SS</sub>	DQa	DQa
L	DQd	DQd	/BWd	NC	/BWa	DQa	DQa
М	$V_{DDQ}$	DQd	$V_{SS}$	/BWE	$V_{SS}$	DQa	$V_{DDQ}$
Ν	DQd	DQd	$V_{SS}$	A1*	$V_{SS}$	DQa	DQa
Р	DQd	DQPd	$V_{SS}$	A0*	$V_{SS}$	DQPa	DQa
R	NC	А	MODE	VDD	NC	А	NC
Т	NC	NC	А	А	А	NC	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	ТСК	TDO	NC	$V_{DDQ}$

Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.

|--|

Bottom View 119-Ball, 14 mm x 22 mm BGA

#### **PIN DESCRIPTIONS**

Symbol Pin Name				
Symbol				
CLK	Synchronous Clock			
A0,A1	Synchronous Burst Address Inputs			
A	Address Inputs			
/ADV	Synchronous Burst Address Advance			
/ADSP	Address Status Processor			
/ADSC	Address Status Controller			
MODE	Burst Sequence Selection			
/CE	Synchronous Chip Enable			
/BWE	Byte Write Enable			
/BWx (x=a-d)	Synchronous Byte Write Inputs			
/GW	Global Write Enable			
/OE	Output Enable			
DQx	Data Inputs/Outputs			
TCK,TDI, TDO,TMS	JTAG Pins			
ZZ	Power Sleep Mode			
NC	No Connect			
V <sub>DD</sub>	Power Supply			
V <sub>DDQ</sub>	I/O Power Supply			
$V_{SS}$	Ground			



## 1024K x 18, 119-Ball BGA (Top View)

	1	2	3	4	5	6	7
А	$V_{DDQ}$	А	А	/ADSP	А	А	$V_{DDQ}$
В	NC	А	А	/ADSC	А	А	NC
С	NC	А	А	V <sub>DD</sub>	А	А	NC
D	DQb	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQPa	NC
Е	NC	DQb	V <sub>SS</sub>	/CE	V <sub>SS</sub>	NC	DQa
F	V <sub>DDQ</sub>	NC	$V_{SS}$	/OE	V <sub>SS</sub>	DQa	$V_{DDQ}$
G	NC	DQb	/BWb	/ADV	V <sub>SS</sub>	NC	DQa
н	DQb	NC	VSS	/GW	V <sub>SS</sub>	DQa	NC
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	$V_{DDQ}$
к	NC	DQb	VSS	CLK	V <sub>SS</sub>	NC	DQa
L	DQb	NC	$V_{SS}$	NC	/BWa	DQa	NC
М	$V_{DDQ}$	DQb	V <sub>SS</sub>	/BWE	V <sub>SS</sub>	NC	$V_{DDQ}$
N	DQb	NC	$V_{SS}$	A1*	V <sub>SS</sub>	DQa	NC
Р	NC	DQPb	$V_{SS}$	A0*	V <sub>SS</sub>	NC	DQa
R	NC	А	MODE	V <sub>DD</sub>	NC	А	NC
т	NC	А	А	NC	А	А	ZZ
U	$V_{DDQ}$	TMS	TDI	TCK	TDO	NC	$V_{DDQ}$

Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.


Bottom View 119-Ball, 14 mm x 22 mm BGA

#### **PIN DESCRIPTIONS**

Symbol	Pin Name				
CLK	Synchronous Clock				
A0,A1	Synchronous Burst Address Inputs				
A	Address Inputs				
/ADV	Synchronous Burst Address Advance				
/ADSP	Address Status Processor				
/ADSC	Address Status Controller				
MODE	Burst Sequence Selection				
/CE	Synchronous Chip Enable				
/BWE	Byte Write Enable				
/BWx (x=a-b)	Synchronous Byte Write Inputs				
/GW	Global Write Enable				
/OE	Output Enable				
DQx	Data Inputs/Outputs				
DQPx	Parity Data I/O				
TCK,TDI, TDO,TMS	JTAG Pins				
ZZ	Power Sleep Mode				
NC	No Connect				
V <sub>DD</sub>	Power Supply				
V <sub>DDQ</sub>	I/O Power Supply				
V <sub>SS</sub>	Ground				



## 512K x 36, 100PIN QFP (Top View)




Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.

#### **PIN DESCRIPTIONS**

Symbol	Pin Name	Symbol	Pin Name
CLK	Synchronous Clock	/GW	Global Write Enable
A0,A1	Synchronous Burst Address Inputs	/OE	Output Enable
А	Address Inputs	DQx	Data Inputs/Outputs
/ADV	Synchronous Burst Address Advance	DQPx	Parity Data I/O
/ADSP	Address Status Processor	ZZ	Power Sleep Mode
/ADSC	Address Status Controller	NC	No Connect
MODE	Burst Sequence Selection	V <sub>DD</sub>	Power Supply
/CE,CE2,/CE2	Synchronous Chip Enable	V <sub>DDQ</sub>	I/O Power Supply
/BWE	Byte Write Enable	V <sub>SS</sub>	Ground
/BWx (x=a-d)	Synchronous Byte Write Inputs		



#### 1024K x 18, 100PIN QFP (Top View)



Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired. **PIN DESCRIPTIONS** 

Symbol	Pin Name	Symbol	Pin Name
CLK	Synchronous Clock	/GW	Global Write Enable
A0,A1	Synchronous Burst Address Inputs	/OE	Output Enable
A	Address Inputs	DQx	Data Inputs/Outputs
/ADV	Synchronous Burst Address Advance	ZZ	Power Sleep Mode
/ADSP	Address Status Processor	NC	No Connect
/ADSC	Address Status Controller	V <sub>DD</sub>	Power Supply
MODE	Burst Sequence Selection	V <sub>DDQ</sub>	I/O Power Supply
/CE,CE2,/CE2	Synchronous Chip Enable	V <sub>SS</sub>	Ground
/BWE	Byte Write Enable	/BWx (x=a-b)	Synchronous Byte Write Inputs



# **TRUTH TABLE**

#### SYNCHRONOUS TRUTH TABLE

OPERATION	ADDRESS	/CE	/CE2	CE2	ZZ	/ADSP	/ADSC	/ADV	<b>/WRITE</b>	/OE	CLK	DQ
Deselect Cycle, Power-Down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L-H	High-Z
Deselect Cycle, Power-Down	None	L	Х	L	L	L	Х	Х	Х	Х	L-H	High-Z
Deselect Cycle, Power-Down	None	L	Н	Х	L	L	Х	Х	Х	Х	L-H	High-Z
Deselect Cycle, Power-Down	None	L	Х	L	L	Н	L	Х	Х	Х	L-H	High-Z
Deselect Cycle, Power-Down	None	L	Н	Х	L	Н	L	Х	Х	Х	L-H	High-Z
Snooze Mode, Power-Down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	High-Z
Read Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	L	L-H	Q
Read Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	Н	L-H	High-Z
Write Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	L	Х	L-H	D
Read Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	Н	L-H	High-Z
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	High-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	High-Z
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	High-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	High-Z
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

NOTE:

1. X means "Don't Care." H means logic HIGH. L means logic LOW.

2. For WRITE, L means one or more byte write enable signals (/BWa-d) and /BWE are LOW or /GW is LOW. /WRITE = H for all /BWx, /BWE, /GW HIGH.

3. /BWa enables WRITEs to DQa's and DQPa. /BWb enables WRITEs to DQb's and DQPb. /BWc enables WRITEs to DQc's and DQPc. /BWd enables

WRITEs to DQd's and DQPd. DQPa and DQPb are available on the x18 version. DQPa-DQPd are available on the x36 version.

4. All inputs except /OE and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.

5. Wait states are inserted by suspending burst.

6. For a WRITE operation following a READ operation, /OE must be HIGH before the input data setup time and held HIGH during the input data hold time.

7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.

8. /ADSP LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and /BWE LOW or /GW LOW for the subsequent L-H edge of CLK. See WRITE timing diagram for clarification.



#### PARTIAL TRUTH TABLE

Operation	/GW	/BWE	/BWa	/BWb	/BWc	/BWd
READ	Н	Н	Х	Х	Х	Х
READ	Н	L	Н	Н	Н	Н
WRITE BYTE a	Н	L	L	Н	Н	Н
WRITE BYTE b	Н	L	Н	L	Н	Н
WRITE BYTE c	Н	L	Н	Н	L	Н
WRITE BYTE d	Н	L	Н	Н	Н	L
WRITE ALL BYTEs	Н	L	L	L	L	L
WRITE ALL BYTEs	L	Х	Х	Х	Х	Х

Notes:

1. X means "Don't Care".


2. All inputs in this table must beet setup and hold time around the rising edge of CLK.

# ADDRESS SEQUENCE IN BURST MODE

#### INTERLEAVED BURST ADDRESS TABLE (MODE = VDD or NC)

External Address	1st Burst Address	2nd Burst Address	3rd Burst Address
A1 A0	A1 A0	A1 A0	A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### LINEAR BURST ADDRESS TABLE (MODE = Vss)



# **Power Up Sequence**

 $\mathsf{V}_{\mathsf{DDQ}} \to \mathsf{V}_{\mathsf{DD}}{}^1 \to \mathsf{I}/\mathsf{O}\ \mathsf{Pins}^2$ 

#### Notes:

- 1. VDD can be applied at the same time as VDDQ
- 2. Applying I/O inputs is recommended after VDDQ is stable. The inputs of the I/O pins can be applied at the same time as VDDQ as long as Vih (level of I/O pins) is lower than VDDQ.



## ABSOLUTE MAXIMUM RATINGS AND OPERATING RANGE

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	LPS Value	VPS/VVPS Value	Unit
T <sub>STG</sub>	Storage Temperature	-65 to +150	-65 to +150	С°
P <sub>D</sub>	Power Dissipation	1.6	1.6	W
Ι <sub>ουτ</sub>	Output Current (per I/O)	100	20	mA
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage Relative to Vss for I/O Pins	-0.5 to VDDQ +0.5	-0.5 to VDDQ + 0.3	V
V <sub>IN</sub>	Voltage Relative to Vss for Address and	-0.5 to VDD +0.5	-0.5 to VDD + 0.3	V
	Control Inputs			
$V_{DD}$	Voltage on V <sub>DD</sub> Supply Relative to Vss	-0.5 to Vdd +0.5	-0.5 to Vod +0.3	V

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

#### **OPERATING RANGE (IS61LPSx)**

Range	Ambient Temperature	Vdd	VDDQ
Commercial	0°C to +70°C	3.3V ± 5%	3.3V / 2.5V ± 5%
Industrial	-40°C to +85°C	3.3V ± 5%	3.3V / 2.5V ± 5%
Automotive	-40°C to +125°C	3.3V ± 5%	3.3V / 2.5V ± 5%

#### **OPERATING RANGE (IS61VPSx)**

Range	Ambient Temperature	Vdd	Vddq				
Commercial	0°C to +70°C	2.5V ± 5%	2.5V ± 5%				
Industrial	-40°C to +85°C	40°C to +85°C 2.5V ± 5% 2.5V ± 5%					
Automotive	*Please contact ISSI						

#### **OPERATING RANGE (IS61VVPSx)**

Range	Ambient Temperature	Vdd	VDDQ		
Commercial	0°C to +70°C	1.8V ± 5%	1.8V ± 5%		
Industrial	-40°C to +85°C	1.8V ± 5%	1.8V ± 5%		
Automotive	*Please contact ISSI				



# CHARACTERISTICS

# DC ELECTRICAL CHARACTERISTICS (Over operating temperature range)

Symbol	Deremeter	Test Conditions	3.3	3V	2.	5V	1.8	3V	Unit
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> =-4.0 mA(3.3V) I <sub>OH</sub> =–1.0 mA(2.5V,1.8V)	2.4	_	2.0	_	Vddq -0.4	_	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> =8.0 mA(3.3V) I <sub>OL</sub> =1.0 mA(2.5V,1.8V)		0.4	_	0.4	—	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>DD</sub> +0.3	1.7	V <sub>DD</sub> +0.3	0.7* V <sub>DD</sub>	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.8	-0.3	0.7	-0.3	0.3* Vdd	V
ILI	Input Leakage Current	Vss≤V <sub>IN</sub> ≤ V <sub>DD</sub>	-1	1	-1	1	-1	1	μA
I <sub>LO</sub>	Output Leakage Current	Vss≤V <sub>OUT</sub> ≤ V <sub>DD</sub> ,/OE=V <sub>IH</sub>	-1	1	-1	1	-1	1	μA

Notes:

1. All voltages referenced to ground.

3.3V and 2.5V:  $V_{IH}$  (AC)  $\leq$  VDD + 1.5V (Pulse width less than  $t_{KC}$  /2)

1.8V: V<sub>IH</sub> (AC)  $\leq$  V<sub>DD</sub> + 0.5V (Pulse width less than t<sub>KC</sub> /2)

3. Undershoot:

3.3V and 2.5V: V\_{IL} (AC)  $\geq$  -1.5V (Pulse width less than t\_{KC} /2)

1.8V:  $V_{IL}$  (AC)  $\geq$  -0.5V (Pulse width less than  $t_{KC}$  /2)

 MODE pin has an internal pull-up and should be tied to VDD or Vss. It exhibits ±100µA maximum leakage current when tied to ≤Vss+0.2V or ≥ VDDQ-0.2V.

5. ZZ pin has an internal pull-down and should be tied to  $V_{DD}$  or Vss . It exhibits ±100µA maximum leakage current when tied to  $\leq$ Vss+0.2V or  $\geq$   $V_{DD}$ -0.2V.

#### POWER SUPPLY CHARACTERISTICS (Over Operating Range)

				-2	50	-2	00	Unit
Symbol	Parameter	Test Conditions	Test Conditions Temp. Max				ax	Unit
			range	x18	x36	x18	x36	
			Com.	270	270	220	220	
I <sub>CC</sub>	AC Operating, Supply Current	Device Selected, $/OE = V_{IH}$ , $ZZ \le V_{IL}$ , All Inputs $\le 0.2V$ or $\ge V_{DD} - 0.2V$ , Cycle Time $\ge t_{KC}$ min.	Ind.	290	290	240	240	mA
		= 0.20 or $= 0.00 = 0.20$ , by the nime $= 0.00$ nime.	Auto.	-	-	260	260	
	Standby		Com.	80	80	70	70	
I <sub>SB</sub>	Current TTL	Device Deselected, $V_{DD} = Max.,All Inputs \le V_{IL}$ or $\ge V_{IH},ZZ \le V_{II}$ , f = Max.	Ind.	90	90	80	80	mA
	Input		Auto	-	-	90	90	
	Standby	Device Developted V/ May V/	Com.	60	60	60	60	
I <sub>SB1</sub>	Current CMOS	Device Deselected, $V_{DD} = Max., V_{IN} \le Vss + 0.2V$ or $\ge V_{DD} - 0.2V, f = 0$	Ind.	70	70	70	70	mA
	Input	0.20 01 2 000 - 0.20,1 - 0	Auto	-	-	80	80	

Note:

1. Power-up assumes a linear ramp from 0V to  $V_{DD}$  (min) within 200ms. During this time Vih <  $V_{DD}$  and  $V_{DDQ}$  <  $V_{DD}$ 



#### CAPACITANCE

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	6	pF
C <sub>OUT</sub>	Input/Output Capacitance	$V_{OUT} = 0V$	8	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: Ta =  $25^{\circ}$ C, f = 1 MHz, VDD = 3.3V.

#### **READ/WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)**

Cumb al	Devementer	-2	50	-2	Unit	
Symbol	Parameter	Min.	Max.	Min.	Max.	
f <sub>MAX</sub>	Clock Frequency	_	250	_	200	MHz
t <sub>KC</sub>	Cycle Time	4	_	5	_	ns
t <sub>KH</sub>	Clock High Time	1.7	_	2	_	ns
t <sub>KL</sub>	Clock Low Time	1.7	_	2	_	ns
t <sub>KO</sub>	Clock Access Time	_	2.6	_	3.0	ns
$t_{\rm VOV}^{(2)}$	Clock High to Output Invalid	0.8	_	1.5	_	ns
$t_{KOLZ}^{(2,3)}$	Clock High to Output Low-Z	0.8	_	1	_	ns
$t_{KQHZ}^{(2,3)}$	Clock High to Output High-Z	_	2.6	_	3.0	ns
t	Output Enable to Output Valid	_	2.6	_	3.0	ns
$t_{0} = z^{(2,3)}$	Output Enable to Output Low-Z	0	_	0	_	ns
$t_{OEHZ}^{(2,3)}$	Output Disable to Output High-Z	_	2.6	_	3.0	ns
t <sub>AS</sub>	Address Setup Time	1.2	_	1.4	_	ns
t <sub>ss</sub>	Address Status Setup Time	1.2	_	1.4	_	ns
t <sub>ws</sub>	Read/Write Setup Time	1.2	_	1.4	_	ns
t <sub>CES</sub>	Chip Enable Setup Time	1.2	_	1.4	_	ns
t <sub>ADVS</sub>	Address Advance Setup Time	1.2	_	1.4	_	ns
t <sub>DS</sub>	Data Setup Time	1.2	_	1.4	_	ns
t <sub>AH</sub>	Address Hold Time	0.3	_	0.4	_	ns
t <sub>sH</sub>	Address Status Hold Time	0.3	_	0.4	_	ns
t <sub>wH</sub>	Write Hold Time	0.3	_	0.4	_	ns
t <sub>CEH</sub>	Chip Enable Hold Time	0.3	_	0.4		ns
t <sub>ADVH</sub>	Address Advance Hold Time	0.3	_	0.4		ns
t <sub>DH</sub>	Data Hold Time	0.3	_	0.4	_	ns

Notes:

1. Configuration signal MODE is static and must not change during normal operation.

2. Guaranteed but not 100% tested. This parameter is periodically sampled.

3. Tested with load in Figure 2.



## 3.3V I/O AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.5V
V <sub>TT</sub>	1.5V
V <sub>LOAD</sub>	3.3V
R1, R2	317Ω, 351Ω
Output Load	See Figures 1 and 2


#### 2.5V I/O AC TEST CONDITIONS


Parameter	Unit
Input Pulse Level	0V to 2.5V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.25V
VTT	1.25V
V <sub>LOAD</sub>	2.5V
R1, R2	1667Ω, 1538Ω
Output Load	See Figures 1 and 2

#### **1.8V I/O AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 1.8V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	0.9V
VTT	0.9V
V <sub>LOAD</sub>	1.8V
R1, R2	1ΚΩ, 1ΚΩ
Output Load	See Figures 1 and 2


#### I/O OUTPUT LOAD EQUIVALENT









## **READ CYCLE TIMING**





#### WRITE CYCLE TIMING








## SNOOZE MODE ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	Temperature Range	Min.	Max.	Unit
	Current during CNOOZE		Com.		30	mA
I <sub>SB2</sub>	Current during SNOOZE	ZZ ≥ V <sub>IH</sub>	Ind.		35	mA
	MODE		Auto.		40	mA
t <sub>PDS</sub>	ZZ active to input ignored		—		2	cycle
t <sub>PUS</sub>	ZZ inactive to input sampled		—	2		cycle
t <sub>ZZI</sub>	ZZ active to SNOOZE current		_		2	cycle
t <sub>RZZI</sub>	ZZ inactive to exit SNOOZE	current	_	0		ns

#### **SLEEP MODE TIMING**





# IEEE 1149.1 TAP and Boundary Scan

The SRAM provides a limited set of JTAG functions to test the interconnection between SRAM I/Os and printed circuit board traces or other components. There is no multiplexer in the path from I/O pins to the RAM core.

In conformance with IEEE Standard 1149.1, the SRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

The TAP controller has a standard 16-state machine that resets internally on power-up. Therefore, a TRST signal is not required

#### **Disabling the JTAG feature**

The SRAM can operate without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (VSS) to prevent clocking of the device. TDI and TMS are internally pulled up and may be left disconnected. They may alternately be connected to V<sub>DD</sub> through a pull-up resistor. TDO should be left disconnected. On power-up, the device will come up in a reset state, which will not interfere with device operation.

#### **Test Access Port Signal List:**

#### 1. Test Clock (TCK)

This signal uses V<sub>DD</sub> as a power supply. The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### 2. Test Mode Select (TMS)

This signal uses V<sub>DD</sub> as a power supply. The TMS input is used to send commands to the TAP controller and is sampled on the rising edge of TCK.

#### 3. Test Data-In (TDI)


This signal uses V<sub>DD</sub> as a power supply. The TDI input is used to serially input test instructions and information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is connected to the most significant bit (MSB) of any register. For more information regarding instruction register loading, please see the TAP Controller State Diagram.

#### 4. Test Data-Out (TDO)


This signal uses V<sub>DD</sub> as a power supply. The TDO output ball is used to serially clock test instructions and data out from the registers. The TDO output driver is only active during the Shift-IR and Shift-DR TAP controller states. In all other states, the TDO pin is in a High-Z state. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. For more information, please see the TAP Controller State Diagram.



#### TAP Controller State and Block Diagram



#### **TAP Controller State Machine**





#### Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. RESET may be performed while the SRAM is operating and does not affect its operation. At power-up, the TAP is internally reset to ensure that TDO comes up in a high-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK and output on the TDO pin on the falling edge of TCK.

#### **1. Instruction Register**

This register is loaded during the update-IR state of the TAP controller. At power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section. When the TAP controller is in the capture-IR state, the two LSBs are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### 2. Bypass Register

The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### 3. Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. Several balls are also included in the scan register to reserved balls. The boundary scan register is loaded with the contents of the SRAM Input and Output ring when the TAP controller is in the capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the shift-DR state. Each bit corresponds to one of the balls on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### 4. Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the shift-DR state.

#### **Scan Register Sizes**

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	90

## **TAP Instruction Set**

Many instructions are possible with an eight-bit instruction register and all valid combinations are listed in the TAP Instruction Code Table. All other instruction codes that are not listed on this table are reserved and should not be used. Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted from the instruction register through the TDI and TDO pins. To execute an instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.



## 1. EXTEST

The EXTEST instruction allows circuitry external to the component package to be tested. Boundary-scan register cells at output balls are used to apply a test vector, while those at input balls capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the update-IR state of EXTEST, the output driver is turned on, and the PRELOAD data is driven onto the output balls.

#### 2. IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

## 3. SAMPLE Z

If the SAMPLE-Z instruction is loaded in the instruction register, all SRAM outputs are forced to an inactive drive state (high-Z), moving the TAP controller into the capture-DR state loads the data in the SRAMs input into the boundary scan register, and the boundary scan register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.

#### 4. SAMPLE/PRELOAD

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register. The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates significantly faster. Because there is a large difference between the clock frequencies, it is possible that during the capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition. This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible. To ensure that the boundary scan register will capture the correct value of a signal, the SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/ PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register. Once the data is captured, it is possible to shift out the data by putting the TAP into the shift-DR state. This places the boundary scan register between the TDI and TDO balls.

#### 6. BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a shift-DR state, the bypass register is placed between TDI and TDO. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

## 7. RESERVED

These instructions are not implemented but are reserved for future use. Please do not use these instructions.

## JTAG DC Operating Characteristics

(Over the Operating Temperature Range, 2.5V and 3.3V Option)

Parameter	Symbol	Min	Max	Units	Notes
JTAG Input High Voltage	V <sub>IH1</sub>	2.0	V <sub>DD</sub> +0.3	V	
JTAG Input Low Voltage	V <sub>IL1</sub>	-0.3	0.7	V	
JTAG Output High Voltage	V <sub>OH1</sub>	1.7	-	V	II <sub>OH1</sub>  =2mA



JTAG Output Low Voltage	V <sub>OL1</sub>	-	0.7	V	I <sub>OL1</sub> =2mA
JTAG Output High Voltage	V <sub>OH2</sub>	2.1	-	V	I <sub>OH2</sub>  =100µА
JTAG Output Low Voltage	V <sub>OL2</sub>	-	0.2	V	Ι <sub>ΟL2</sub> =100μΑ
JTAG Input Leakage Current	I <sub>LIJTAG</sub>	-10	+10	μA	$0 \le Vin \le V_{DD}$
JTAG Output Leakage Current	I <sub>LOJTAG</sub>	-10	+10	μA	$0 \le Vout \le V_{DD}$

Notes:

1. All voltages referenced to VSS (GND); All JTAG inputs and outputs are LVTTL-compatible.

# **JTAG DC Operating Characteristics**

#### (Over the Operating Temperature Range, 1.8V Option)

Parameter	Symbol	Min	Max	Units	Notes
JTAG Input High Voltage	V <sub>IH1</sub>	TBD	TBD	V	
JTAG Input Low Voltage	V <sub>IL1</sub>	TBD	TBD	V	
JTAG Output High Voltage	V <sub>OH1</sub>	TBD	TBD	V	
JTAG Output Low Voltage	V <sub>OL1</sub>	TBD	TBD	V	
JTAG Input Leakage Current	I <sub>LIJTAG</sub>	TBD	TBD	μA	
JTAG Output Leakage Current	I <sub>LOJTAG</sub>	TBD	TBD	μA	

Notes:


1. All voltages referenced to VSS (GND); All JTAG inputs and outputs are LVTTL-compatible.

## **JTAG AC Test Conditions**

#### (Over the Operating Temperature Range)

Parameter	Symbol	1.8V Option	2.5V Option	3.3V Option	Units
Input Pulse High Level	V <sub>IH1</sub>	TBD	2.5	3.0	V
Input Pulse Low Level	V <sub>IL1</sub>	TBD	0	0	V
Input rise and fall time	T <sub>R1</sub>	TBD	1.5	1.5	ns
Test load termination supply voltage	$V_{REF}$	TBD	1.25	1.5	V
Input and Output Timing Reference Level	V <sub>REF</sub>	TBD	1.25	1.5	V

## TAP Output Load Equivalent






## **JTAG AC Characteristics**

(Over the Operating Temperature Range)

Parameter	Symbol	Min	Max	Units
TCK cycle time	t <sub>тнтн</sub>	100	-	ns
TCK high pulse width	t <sub>THTL</sub>	40	-	ns
TCK low pulse width	t <sub>TLTH</sub>	40	-	ns
TMS Setup	t <sub>MVTH</sub>	10	-	ns
TMS Hold	t <sub>THMX</sub>	10	-	ns
TDI Setup	t <sub>DVTH</sub>	10	-	ns
TDI Hold	t <sub>THDX</sub>	10	-	ns
TCK Low to Valid Data	t <sub>TLOV</sub>	_	20	ns

# JTAG Timing Diagram





#### **Instruction Set**

Code	Instruction	TDO Output	Notes
000	EXTEST	Boundary Scan Register	2, 6
001	IDCODE	32-bit Identification Register	
010	SAMPLE-Z	Boundary Scan Register	1, 2
011	RESERVED	Do Not Use	5
100	SAMPLE(/PRELOAD)	Boundary Scan Register	4
101	RESERVED	Do Not Use	5
110	RESERVED	Do Not Use	5
111	BYPASS	Bypass Register	3

Notes:

- 1. Places DQs in high-Z in order to sample all input data, regardless of other SRAM inputs.
- 2. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- 3. BYPASS register is initiated to V<sub>ss</sub> when BYPASS instruction is invoked. The BYPASS register also holds the last serially loaded TDI when exiting the shift-DR state.
- 4. SAMPLE instruction does not place DQs in high-Z.
- 5. This instruction is reserved. Invoking this instruction will cause improper SRAM functionality.
- 6. By default, it places DQs in high-Z. If the internal register on the scan chain is set high, DQs will be updated with information loaded via a previous SAMPLE instruction. The actual transfer occurs during the update IR state after EXTEST is loaded. The value of the internal register can be changed during SAMPLE and EXTEST only.

#### **ID Register Definition**

Instruction Field	Description	512K x 36	1024K x 18
Revision Number (31:28)	Reserved for version number.	XXXX	XXXX
Device Depth (27:23)	Defines depth of SRAM. 512K or 1024K	00111	01000
Device Width (22:18)	Defines Width of the SRAM. x36 or x18	00100	00011
ISSI Device ID (17:12)	Reserved for future use.	XXXXXX	XXXXXX
ISSI JEDEC ID (11:1)	Allows unique identification of SRAM vendor.	00001010101	00001010101
ID Register Presence (0)	Indicate the presence of an ID register.	1	1

# ISSI

#### **165 BGA BOUNDARY SCAN ORDER**

165 BGA					
	X30	6	X1	8	
Bit #	Bump ID	Signal	Bump ID	Signal	
1	N6	A9	N6	A9	
2	N7	NC	N7	NC	
3	N10	NC	N10	NC	
4	P11	A8	P11	A8	
5	P8	A18	P8	A18	
6	R8	A17	R8	A17	
7	R9	A16	R9	A16	
8	P9	A15	P9	A15	
9	P10	A14	P10	A14	
10	R10	A13	R10	A13	
11	R11	A12	R11	A12	
12	H11	ZZ	H11	ZZ	
13	N11	DQa0	N11	NC	
14	M11	DQa1	M11	NC	
15	L11	DQa2	L11	NC	
16	M10	DQa3	M10	DQa8	
17	L10	DQa4	L10	DQa7	
18	K11	DQa5	K11	NC	
19	J11	DQa6	J11	NC	
20	K10	DQa7	K10	DQa6	
21	J10	DQa8	J10	DQa5	
22	H9	NC	H9	NC	
23	H10	NC	H10	NC	
24	G11	DQb8	G11	DQa4	
25	F11	DQb7	F11	DQa3	
26	G10	DQb6	G10	NC	
27	E11	DQb5	E11	DQa2	
28	D11	DQb4	D11	DQa1	
29	F10	DQb3	C11	DQa0	
30	E10	DQb2	E10	NC	
31	D10	DQb1	D10	NC	
32	C11	DQb0	F10	NC	
33	A11	NC	A11	A19	
34	B11	NC	B11	NC	
35	A10	A11	A10	A11	
36	B10	A10	B10	A10	
37	A9	/ADV	A9	/ADV	
38	B9	/ADSP	B9	/ADSP	
39	C10	NC	C10	NC	
40	A8	/ADSC	A8	/ADSC	

Continued on next page



X36     X18       Bit #     Bump ID     Signal     Bump ID     Signal       41     B8     /OE     B8     /OE       42     A7     /BWE     A7     /BWE       43     B7     /GW     B7     /GW       44     B6     CLK     B6     CLK       45     A6     /CE2     A6     /CE2       46     B5     /Bwa     B5     /Bwa       47     A5     /Bwb     A5     NC       48     A4     /Bwc     A4     /Bwb       49     B4     /Bwd     B4     NC       50     B3     CE2     B3     CE2       51     A3     /CE1     A3     /CE1       52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     A1     NC       56 <th colspan="5">165 BGA</th>	165 BGA				
41     B8     /OE     B8     /OE       42     A7     /BWE     A7     /BWE       43     B7     /GW     B7     /GW       44     B6     CLK     B6     CLK       45     A6     /CE2     A6     /CE2       46     B5     /Bwa     B5     /Bwa       47     A5     /Bwb     A5     NC       48     A4     /Bwc     A4     /Bwb       49     B4     /Bwd     B4     NC       50     B3     CE2     B3     CE2       51     A3     /CE1     A3     /CE1       52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       57     C1     DQc0     C1     NC <th colspan="5"></th>					
41     B8     /OE     B8     /OE       42     A7     /BWE     A7     /BWE       43     B7     /GW     B7     /GW       44     B6     CLK     B6     CLK       45     A6     /CE2     A6     /CE2       46     B5     /Bwa     B5     /Bwa       47     A5     /Bwb     A5     NC       48     A4     /Bwc     A4     /Bwb       49     B4     /Bwd     B4     NC       50     B3     CE2     B3     CE2       51     A3     /CE1     A3     /CE1       52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       57     C1     DQc0     C1     NC <th>Bit #</th> <th>Bump ID</th> <th>Signal</th> <th>Bump ID</th> <th>Signal</th>	Bit #	Bump ID	Signal	Bump ID	Signal
43     B7     /GW     B7     /GW       44     B6     CLK     B6     CLK       45     A6     /CE2     A6     /CE2       46     B5     /Bwa     B5     /Bwa       47     A5     /Bwb     A5     NC       48     A4     /Bwc     A4     /Bwb       49     B4     /Bwd     B4     NC       50     B3     CE2     B3     CE2       51     A3     /CE1     A3     /CE1       52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       58     D1     DQc1     D1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc6     G1     NC <td>41</td> <td></td> <td>1</td> <td></td> <td></td>	41		1		
44     B6     CLK     B6     CLK       45     A6     /CE2     A6     /CE2       46     B5     /Bwa     B5     /Bwa       47     A5     /Bwb     A5     NC       48     A4     /Bwc     A4     /Bwb       49     B4     /Bwd     B4     NC       50     B3     CE2     B3     CE2       51     A3     /CE1     A3     /CE1       52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       58     D1     DQc1     D1     NC       59     E1     DQc2     E1     NC       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC <td>42</td> <td>A7</td> <td>/BWE</td> <td>A7</td> <td>/BWE</td>	42	A7	/BWE	A7	/BWE
45     A6     //CE2     A6     //CE2       46     B5     /Bwa     B5     /Bwa       47     A5     /Bwb     A5     NC       48     A4     /Bwc     A4     /Bwb       49     B4     /Bwd     B4     NC       50     B3     CE2     B3     CE2       51     A3     /CE1     A3     /CE1       52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       57     C1     DQc0     C1     NC       58     D1     DQc1     D1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     N	43	B7	/GW	B7	/GW
46     B5     /Bwa     B5     /Bwa       47     A5     /Bwb     A5     NC       48     A4     /Bwc     A4     /Bwb       49     B4     /Bwd     B4     NC       50     B3     CE2     B3     CE2       51     A3     /CE1     A3     /CE1       52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       57     C1     DQc0     C1     NC       58     D1     DQc1     D1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc6     G1     NC       63     G1     DQc6     G1     NC <td>44</td> <td>B6</td> <td>CLK</td> <td>B6</td> <td>CLK</td>	44	B6	CLK	B6	CLK
47   A5   //Bwb   A5   NC     48   A4   //Bwc   A4   //Bwb     49   B4   //Bwd   B4   NC     50   B3   CE2   B3   CE2     51   A3   //CE1   A3   //CE1     52   A2   A7   A2   A7     53   B2   A6   B2   A6     54   C2   NC   C2   NC     55   B1   NC   B1   NC     56   A1   NC   A1   NC     57   C1   DQc0   C1   NC     58   D1   DQc1   D1   NC     59   E1   DQc2   E1   NC     60   D2   DQc3   D2   DQb8     61   E2   DQc4   E2   DQb7     62   F1   DQc6   G1   NC     64   F2   DQc7   F2   DQb6     65   G2   DQc8   G2   DQb5     66	45	A6	/CE2	A6	/CE2
48     A4     /Bwc     A4     /Bwb       49     B4     /Bwd     B4     NC       50     B3     CE2     B3     CE2       51     A3     /CE1     A3     /CE1       52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       58     D1     DQc1     D1     NC       59     E1     DQc2     E1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5<	46	B5	/Bwa	B5	/Bwa
49     B4     /Bwd     B4     NC       50     B3     CE2     B3     CE2       51     A3     /CE1     A3     /CE1       52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       57     C1     DQc0     C1     NC       58     D1     DQc1     D1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC	47	A5	/Bwb	A5	NC
50     B3     CE2     B3     CE2       51     A3     /CE1     A3     /CE1       52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       58     D1     DQc0     C1     NC       59     E1     DQc2     E1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       68     H3     NC     H3     NC	48	A4	/Bwc	A4	/Bwb
51     A3     //CE1     A3     //CE1       52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       57     C1     DQc0     C1     NC       58     D1     DQc1     D1     NC       59     E1     DQc2     E1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb4       60     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     D	49	B4	/Bwd	B4	NC
52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       57     C1     DQc0     C1     NC       58     D1     DQc1     D1     NC       59     E1     DQc2     E1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb3       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC <	50	B3	CE2	B3	CE2
52     A2     A7     A2     A7       53     B2     A6     B2     A6       54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       57     C1     DQc0     C1     NC       58     D1     DQc1     D1     NC       59     E1     DQc2     E1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb3       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC <	51	A3	/CE1	A3	/CE1
54     C2     NC     C2     NC       55     B1     NC     B1     NC       56     A1     NC     A1     NC       57     C1     DQc0     C1     NC       58     D1     DQc1     D1     NC       59     E1     DQc2     E1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb2       73     M1     DQd4     M1     DQb	52	A2	A7	A2	
55     B1     NC     B1     NC       56     A1     NC     A1     NC       57     C1     DQc0     C1     NC       58     D1     DQc1     D1     NC       59     E1     DQc2     E1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd5     L1     DQb4       70     K1     DQd5     L1     DQb1       74     K2     DQd3     N1     DQb	53	B2	A6	B2	A6
56     A1     NC     A1     NC       57     C1     DQc0     C1     NC       58     D1     DQc1     D1     NC       59     E1     DQc2     E1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc6     G1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb2       73     M1     DQd4     M1     DQb1       74     K2     DQd3     N1 <td< td=""><td>54</td><td>C2</td><td>NC</td><td>C2</td><td>NC</td></td<>	54	C2	NC	C2	NC
57     C1     DQc0     C1     NC       58     D1     DQc1     D1     NC       59     E1     DQc2     E1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb1       74     K2     DQd3     N1     <	55	B1	NC	B1	NC
57     C1     DQc0     C1     NC       58     D1     DQc1     D1     NC       59     E1     DQc2     E1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb1       74     K2     DQd3     N1     <	56	A1	NC	A1	NC
59     E1     DQc2     E1     NC       60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb2       73     M1     DQd4     M1     DQb0       75     L2     DQd1     M2     NC       76     M2     DQd1     M2		C1	DQc0	C1	
60     D2     DQc3     D2     DQb8       61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb4       70     K1     DQd7     K1     DQb4       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb1       74     K2     DQd3     N1     DQb0       75     L2     DQd1     M2     NC       76     M2     DQd1     M2	58	D1	DQc1	D1	NC
61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb2       73     M1     DQd4     M1     DQb1       74     K2     DQd3     N1     DQb0       75     L2     DQd1     M2     NC       76     M2     DQd0     K2     NC       78     N2     NC     N2     <	59	E1	DQc2	E1	NC
61     E2     DQc4     E2     DQb7       62     F1     DQc5     F1     NC       63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb2       73     M1     DQd4     M1     DQb0       75     L2     DQd1     M2     NC       76     M2     DQd0     K2     NC       77     N1     DQd0     K2     NC       78     N2     NC     P1 <td< td=""><td>60</td><td>D2</td><td>DQc3</td><td>D2</td><td>DQb8</td></td<>	60	D2	DQc3	D2	DQb8
63     G1     DQc6     G1     NC       64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb2       73     M1     DQd4     M1     DQb1       74     K2     DQd3     N1     DQb0       75     L2     DQd1     M2     NC       76     M2     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	61	E2	1	E2	DQb7
64     F2     DQc7     F2     DQb6       65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb1       74     K2     DQd3     N1     DQb0       75     L2     DQd1     M2     NC       76     M2     DQd0     K2     NC       77     N1     DQd0     K2     NC       78     N2     NC     P1     NC	62	F1		F1	NC
65     G2     DQc8     G2     DQb5       66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb1       74     K2     DQd3     N1     DQb0       75     L2     DQd1     M2     NC       76     M2     DQd0     K2     NC       77     N1     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	63	G1	DQc6	G1	NC
66     H1     NC     H1     NC       67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb2       73     M1     DQd4     M1     DQb1       74     K2     DQd2     L2     NC       75     L2     DQd1     M2     NC       76     M2     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	64	F2	DQc7	F2	DQb6
67     H2     NC     H2     NC       68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb1       74     K2     DQd3     N1     DQb0       75     L2     DQd1     M2     NC       76     M2     DQd0     K2     NC       77     N1     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	65	G2	DQc8	G2	DQb5
68     H3     NC     H3     NC       69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb1       74     K2     DQd3     N1     DQb0       75     L2     DQd1     M2     NC       77     N1     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	66	H1	NC	H1	NC
69     J1     DQd8     J1     DQb4       70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb2       73     M1     DQd4     M1     DQb1       74     K2     DQd3     N1     DQb0       75     L2     DQd1     M2     NC       76     M2     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	67	H2	NC	H2	NC
70     K1     DQd7     K1     DQb3       71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb2       73     M1     DQd4     M1     DQb1       74     K2     DQd2     L2     NC       76     M2     DQd1     M2     NC       77     N1     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	68	H3	NC	H3	NC
71     J2     DQd6     J2     NC       72     L1     DQd5     L1     DQb2       73     M1     DQd4     M1     DQb1       74     K2     DQd2     L2     NC       75     L2     DQd1     M2     NC       76     M2     DQd0     K2     NC       77     N1     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	69	J1	DQd8	J1	DQb4
72     L1     DQd5     L1     DQb2       73     M1     DQd4     M1     DQb1       74     K2     DQd3     N1     DQb0       75     L2     DQd2     L2     NC       76     M2     DQd0     K2     NC       77     N1     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	70	K1	DQd7	K1	DQb3
73     M1     DQd4     M1     DQb1       74     K2     DQd3     N1     DQb0       75     L2     DQd2     L2     NC       76     M2     DQd0     M2     NC       77     N1     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	71	J2	DQd6	J2	NC
74     K2     DQd3     N1     DQb0       75     L2     DQd2     L2     NC       76     M2     DQd1     M2     NC       77     N1     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	72	L1	DQd5	L1	DQb2
75     L2     DQd2     L2     NC       76     M2     DQd1     M2     NC       77     N1     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	73	M1	DQd4	M1	DQb1
76     M2     DQd1     M2     NC       77     N1     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	74	K2	DQd3	N1	DQb0
77     N1     DQd0     K2     NC       78     N2     NC     N2     NC       79     P1     NC     P1     NC	75	L2	DQd2	L2	NC
78     N2     NC     N2     NC       79     P1     NC     P1     NC	76	M2	DQd1	M2	NC
79 P1 NC P1 NC	77	N1	DQd0	K2	NC
	78	N2	NC	N2	NC
	79	P1	NC	P1	NC
	80	R1	MODE	R1	MODE

Continued on next page



165 BGA					
	X36	i	X18		
Bit #	Bump ID	Signal	Bump ID	Signal	
81	R2	NC	R2	NC	
82	P3	A5	P3	A5	
83	R3	A4	R3	A4	
84	P2	NC	P2	NC	
85	P4	A2	P4	A2	
86	R4	A3	R4	A3	
87	N5	NC	N5	NC	
88	P6	A1	P6	A1	
89	R6	A0	R6	A0	
90	*	Int	*	Int	



# 119 BGA Boundary Scan Order

TBD



# **ORDERING INFORMATION**

## Commercial Range: 0°C to +70°C

VDD	Speed	X36	X18	Package
	250MHz	IS61LPS51236B-250B3	IS61LPS102418B-250B3	165 BGA
		IS61LPS51236B-250B2	IS61LPS102418B-250B2	119 BGA
		IS61LPS51236B-250TQL	IS61LPS102418B-250TQL	100 QFP, Lead-free
		IS61LPS51236B-250B3L	IS61LPS102418B-250B3L	165 BGA, Lead-free
Vdd=3.3V,		IS61LPS51236B-250B2L	IS61LPS102418B-250B2L	119 BGA, Lead-free
VDDQ=2.5V/3.3V	200MHz	IS61LPS51236B-200B3	IS61LPS102418B-200B3	165 BGA
		IS61LPS51236B-200B2	IS61LPS102418B-200B2	119 BGA
		IS61LPS51236B-200TQL	IS61LPS102418B-200TQL	100 QFP, Lead-free
		IS61LPS51236B-200B3L	IS61LPS102418B-200B3L	165 BGA, Lead-free
		IS61LPS51236B-200B2L	IS61LPS102418B-200B2L	119 BGA, Lead-free
	250MHz	IS61VPS51236B-250B3	IS61VPS102418B-250B3	165 BGA
		IS61VPS51236B-250B2	IS61VPS102418B-250B2	119 BGA
		IS61VPS51236B-250TQL	IS61LPS102418B-250TQL	100 QFP, Lead-free
		IS61VPS51236B-250B3L	IS61VPS102418B-250B3L	165 BGA, Lead-free
$V_{DD}=2.5V$ ,		IS61VPS51236B-250B2L	IS61VPS102418B-250B2L	119 BGA, Lead-free
VDDQ=2.5V	200MHz	IS61VPS51236B-200B3	IS61VPS102418B-200B3	165 BGA
		IS61VPS51236B-200B2	IS61VPS102418B-200B2	119 BGA
		IS61VPS51236B-200TQL	IS61VPS102418B-200TQL	100 QFP, Lead-free
		IS61VPS51236B-200B3L	IS61VPS102418B-200B3L	165 BGA, Lead-free
		IS61VPS51236B-200B2L	IS61VPS102418B-200B2L	119 BGA, Lead-free
V <sub>DD</sub> =1.8V,	250MHz	*Please contact ISSI Marketing		
VDDQ=1.8V	200MHz	*Please contact ISSI Marketing		



## Industrial Range: -40°C to +85°C


VDD	Speed	X36	X18	Package
	250MHz	IS61LPS51236B-250B3I	IS61LPS102418B-250B3I	165 BGA
		IS61LPS51236B-250B2I	IS61LPS102418B-250B2I	119 BGA
		IS61LPS51236B-250TQLI	IS61LPS102418B-250TQLI	100 QFP, Lead-free
		IS61LPS51236B-250B3LI	IS61LPS102418B-250B3LI	165 BGA, Lead-free
Vdd=3.3V,		IS61LPS51236B-250B2LI	IS61LPS102418B-250B2LI	119 BGA, Lead-free
VDDQ=2.5V/3.3V	200MHz	IS61LPS51236B-200B3I	IS61LPS102418B-200B3I	165 BGA
		IS61LPS51236B-200B2I	IS61LPS102418B-200B2I	119 BGA
		IS61LPS51236B-200TQLI	IS61LPS102418B-200TQLI	100 QFP, Lead-free
		IS61LPS51236B-200B3LI	IS61LPS102418B-200B3LI	165 BGA, Lead-free
		IS61LPS51236B-200B2LI	IS61LPS102418B-200B2LI	119 BGA, Lead-free
	250MHz	IS61VPS51236B-250B3I	IS61VPS102418B-250B3I	165 BGA
		IS61VPS51236B-250B2I	IS61VPS102418B-250B2I	119 BGA
		IS61VPS51236B-250TQLI	IS61LPS102418B-250TQLI	100 QFP, Lead-free
		IS61VPS51236B-250B3LI	IS61VPS102418B-250B3LI	165 BGA, Lead-free
VDD=2.5 $V$ ,		IS61VPS51236B-250B2LI	IS61VPS102418B-250B2LI	119 BGA, Lead-free
VDDQ=2.5V	200MHz	IS61VPS51236B-200B3I	IS61VPS102418B-200B3I	165 BGA
		IS61VPS51236B-200B2I	IS61VPS102418B-200B2I	119 BGA
		IS61VPS51236B-200TQLI	IS61VPS102418B-200TQLI	100 QFP, Lead-free
		IS61VPS51236B-200B3LI	IS61VPS102418B-200B3LI	165 BGA, Lead-free
		IS61VPS51236B-200B2LI	IS61VPS102418B-200B2LI	119 BGA, Lead-free
V <sub>DD</sub> =1.8V,	250MHz	*Please contact ISSI Marketing		
VDDQ=1.8V	200MHz	*Please contact ISSI Marketing		

# Automotive Range: -40°C to +125°C


VDD	Speed	X36	X18	Package
Vdd=3.3V, Vddq=2.5V/3.3V	200MHz	IS64LPS51236B-200TQLA3	IS64VPS102436B-200TQLA3	100 QFP, Lead-free
		IS64LPS51236B-200B3LA3	IS64VPS102436B-200B3LA3	165 BGA, Lead-free
		IS64LPS51236B-200B2LA3	IS64VPS102436B-200B2LA3	119 BGA, Lead-free

\*For all other voltages and options in automotive grade, please contact ISSI.






Integrated Silicon Solution, Inc.- www.issi.com Rev. D 07/31/2017









Integrated Silicon Solution, Inc.- www.issi.com Rev. D 07/31/2017