

# HUF75343G3, HUF75343P3, HUF75343S3, HUF75343S3S

Data Sheet

March 2003

## 75A, 55V, 0.009 Ohm, N-Channel UltraFET Power MOSFETs



These N-Channel power MOSFETs are manufactured using the innovative UltraFET® process. This advanced process technology achieves the lowest possible on-

resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery operated products.


Formerly developmental type TA75343.

## **Ordering Information**

PART NUMBER	PACKAGE	BRAND
HUF75343G3	TO-247	75343G
HUF75343P3	TO-220AB	75343P
HUF75343S3	TO-262AA	75343S
HUF75343S3S	TO-263AB	75343S

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the TO-263AB variant in tape and reel, e.g., HUF75343S3ST.


## Packaging




### Features

- 75A, 55V
- Simulation Models
  - Temperature Compensating PSPICE® and SABER™ Models
  - Thermal Impedance PSPICE<sup>™</sup> and SABER Models Available on the WEB at: www.fairchildsemi.com
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Related Literature
  - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

## Symbol





Product reliability information can be found at http://www.fairchildsemi.com/products/discrete/reliability/index.html For severe environments, see our Automotive HUFA series.

All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

## Absolute Maximum Ratings $T_C = 25^{\circ}C$ , Unless Otherwise Specified

		UNITS
Drain to Source Voltage (Note 1)V <sub>DSS</sub>	55	V
Drain to Gate Voltage (R <sub>GS</sub> = 20kΩ) (Note 1)V <sub>DGR</sub>	55	V
Gate to Source Voltage	±20	V
Drain Current		
Continuous (Figure 2)	75	A
Pulsed Drain Current	Figure 4	
Pulsed Avalanche Rating	Figure 6	
Power Dissipation P <sub>D</sub>	270	W
Derate Above 25 <sup>0</sup> C	1.81	W/ <sup>o</sup> C
Operating and Storage Temperature	-55 to 175	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sTL	300	°C
Package Body for 10s, See Techbrief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1.  $T_J = 25^{\circ}C$  to  $150^{\circ}C$ .

Electrical Specifications	T <sub>C</sub> = 25 <sup>o</sup> C, Unless Otherwise Specified
•	0

PARAMETER	SYMBOL	TEST	CONDITIONS	MIN	ТҮР	MAX	UNITS
OFF STATE SPECIFICATIONS							
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$I_{D} = 250 \mu A, V_{GS} =$	0V (Figure 11)	55	-	-	V
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> = 50V, V <sub>GS</sub> =	0V	-	-	1	μA
		V <sub>DS</sub> = 45V, V <sub>GS</sub> =	0V, T <sub>C</sub> = 150 <sup>o</sup> C	-	-	250	μA
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V		-	-	±100	nA
ON STATE SPECIFICATIONS		I.		I.			
Gate to Source Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 2$	50μA (Figure 10)	2	-	4	V
Drain to Source On Resistance	rDS(ON)	I <sub>D</sub> = 75A, V <sub>GS</sub> = 10	OV (Figure 9)	-	0.007	0.009	Ω
THERMAL SPECIFICATIONS		I.		I.			
Thermal Resistance Junction to Case	$R_{\theta JC}$	(Figure 3)		-	-	0.55	°C/W
Thermal Resistance Junction to Ambient	$R_{\thetaJA}$	TO-247 TO-220, TO-263		-	-	30	°C/W
				-	-	62	°C/W
SWITCHING SPECIFICATIONS (V <sub>GS</sub> = $10$	V)						
Turn-On Time	t <sub>ON</sub>	$V_{DD} = 30V, I_D \cong 75A,$ $R_L = 0.4\Omega, V_{GS} = 10V,$ $R_{GS} = 2.5\Omega$		-	-	125	ns
Turn-On Delay Time	t <sub>d(ON)</sub>			-	9	-	ns
Rise Time	t <sub>r</sub>			-	75	-	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>			-	32	-	ns
Fall Time	t <sub>f</sub>			-	18	-	ns
Turn-Off Time	tOFF			-	-	75	ns
GATE CHARGE SPECIFICATIONS		I					
Total Gate Charge	Q <sub>g(TOT)</sub>	$V_{GS} = 0V$ to 20V	V <sub>DD</sub> = 30V,	-	170	205	nC
Gate Charge at 10V	Q <sub>g(10)</sub>	$V_{GS} = 0V$ to 10V	$ I_{D} \cong 75A,  R_{I} = 0.4\Omega $	-	92	110	nC
Threshold Gate Charge	Q <sub>g(TH)</sub>	$V_{GS} = 0V \text{ to } 2V$	I <sub>g(REF)</sub> = 1.0mA (Figure 13)	-	6.0	7.2	nC
Gate to Source Gate Charge	Q <sub>gs</sub>			-	13	-	nC
Gate to Drain "Miller" Charge	Q <sub>gd</sub>			-	42	-	nC

©2003 Fairchild Semiconductor Corporation

## **Electrical Specifications** $T_{C} = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
CAPACITANCE SPECIFICATIONS						
Input Capacitance	C <sub>ISS</sub>	$V_{DS} = 25V, V_{GS} = 0V,$	-	3000	-	pF
Output Capacitance	C <sub>OSS</sub>	f = 1MHz (Figure 12)	-	1100	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	230	-	pF

### Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 75A	-	-	1.25	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>SD</sub> = 75A, dI <sub>SD</sub> /dt = 100A/μs	-	-	100	ns
Reverse Recovered Charge	Q <sub>RR</sub>	I <sub>SD</sub> = 75A, dI <sub>SD</sub> /dt = 100A/μs	-	-	200	nC

## **Typical Performance Curves**




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE





FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

©2003 Fairchild Semiconductor Corporation

## Typical Performance Curves (Continued)








FIGURE 5. FORWARD BIAS SAFE OPERATING AREA





FIGURE 7. SATURATION CHARACTERISTICS

©2003 Fairchild Semiconductor Corporation



NOTE: Refer to Fairchild Application Notes AN9321 and AN9322. FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 8. TRANSFER CHARACTERISTICS

### Typical Performance Curves (Continued)




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE





FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE



NOTE: Refer to Fairchild Application Notes AN7254 and AN7260. FIGURE 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

## Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. GATE CHARGE TEST CIRCUIT




FIGURE 18. SWITCHING TIME TEST CIRCUIT

©2003 Fairchild Semiconductor Corporation




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. GATE CHARGE WAVEFORM




FIGURE 19. RESISTIVE SWITCHING WAVEFORMS

### **PSPICE Electrical Model**

.SUBCKT HUF75343 2 1 3 ; rev 9Feb99

CA 12 8 3.95e-9 CB 15 14 5.05e-9 CIN 6 8 2.68e-9

DBODY 7 5 DBODYMOD DBREAK 5 11 DBREAKMOD DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 58.39 EDS 14 8 5 8 1 EGS 13 8 6 8 1 ESG 6 10 6 8 1 EVTHRES 6 21 19 8 1 EVTEMP 20 6 18 22 1

IT 8 17 1

LDRAIN 2 5 1e-9 LGATE 1 9 2.60e-9 LSOURCE 3 7 1.1e-9 KGATE LSOURCE LGATE 0.0085

MMED 16 6 8 8 MMEDMOD MSTRO 16 6 8 8 MSTROMOD MWEAK 16 21 8 8 MWEAKMOD

RBREAK 17 18 RBREAKMOD 1 RDRAIN 50 16 RDRAINMOD 0.70e-3 RGATE 9 20 0.36 RLDRAIN 2 5 10 RLGATE 1 9 26 RLSOURCE 3 7 11 RSLC1 5 51 RSLCMOD 1e-6 RSLC2 5 50 1e3 RSOURCE 8 7 RSOURCEMOD 4.79e-3 RVTHRES 22 8 RVTHRESMOD 1 RVTEMP 18 19 RVTEMPMOD 1

S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*609),2.5))}


 $\begin{aligned} & \text{MODEL DBODYMOD D } (\text{IS} = 2.35e-12 \ \text{RS} = 2.21e-3 \ \text{TRS1} = 2.47e-3 \ \text{TRS2} = 3.97e-11 \ \text{CJO} = 6.34e-9 \ \text{TT} = 3.95e-8 \ \text{M} = 0.6) \\ & \text{MODEL DBREAKMOD D } (\text{RS} = 9.1e-2 \ \text{TRS1} = -2.24e-4 \ \text{TRS2} = 5.23e-6) \\ & \text{MODEL DPLCAPMOD D } (\text{CJO} = 2.15e-9 \ \text{IS} = 1e-30 \ \text{N} = 10 \ \text{M} = 0.73) \\ & \text{MODEL MMEDMOD NMOS } (\text{VTO} = 3.30 \ \text{KP} = 5.49 \ \text{IS} = 1e-30 \ \text{N} = 10 \ \text{TOX} = 1 \ \text{L} = 1 \ \text{U} \ \text{W} = 1 \ \text{U} \ \text{RG} = 0.36) \\ & \text{MODEL MMEDMOD NMOS } (\text{VTO} = 3.37 \ \text{KP} = 145 \ \text{IS} = 1e-30 \ \text{N} = 10 \ \text{TOX} = 1 \ \text{L} = 1 \ \text{U} \ \text{W} = 1 \ \text{U} \ \text{RG} = 0.36) \\ & \text{MODEL MWEAKMOD NMOS } (\text{VTO} = 2.92 \ \text{KP} = 0.05 \ \text{IS} = 1e-30 \ \text{N} = 10 \ \text{TOX} = 1 \ \text{L} = 1 \ \text{U} \ \text{W} = 1 \ \text{U} \ \text{RG} = 3.6 \ \text{RS} = .1) \\ & \text{MODEL RBREAKMOD RES (TC1 = 1.04e-3 \ \text{TC2} = 3.43e-7) \\ & \text{MODEL RBREAKMOD RES (TC1 = 1.04e-3 \ \text{TC2} = 3.43e-7) \\ & \text{MODEL RDAINMOD RES (TC1 = 1.02e-4 \ \text{TC2} = 2.07e-6) \\ & \text{MODEL RSLCMOD RES (TC1 = 1.02e-4 \ \text{TC2} = 2.07e-6) \\ & \text{MODEL RSUCCEMOD RES (TC1 = -3.49e-3 \ \text{TC2} = -1.27e-5) \\ & \text{MODEL RVTHRESMOD RES (TC1 = -3.49e-3 \ \text{TC2} = -1.27e-5) \\ & \text{MODEL RVTHRESMOD RES (TC1 = -1.93e-3 \ \text{TC2} = -1.27e-5) \\ & \text{MODEL S1AMOD VSWITCH (RON = 1e-5 \ \text{ROFF} = 0.1 \ \text{VON} = -6.90 \ \text{VOFF} = -3.90) \\ & \text{MODEL S1BMOD VSWITCH (RON = 1e-5 \ \text{ROFF} = 0.1 \ \text{VON} = -6.90 \ \text{VOFF} = -3.90) \\ & \text{MODEL S1BMOD VSWITCH (RON = 1e-5 \ \text{ROFF} = 0.1 \ \text{VON} = -3.90 \ \text{VOFF} = -6.90) \\ & \text{MODEL S1BMOD VSWITCH (RON = 1e-5 \ \text{ROFF} = 0.1 \ \text{VON} = -3.90 \ \text{VOFF} = -6.90) \\ & \text{MODEL S1BMOD VSWITCH (RON = 1e-5 \ \text{ROFF} = 0.1 \ \text{VON} = -6.90 \ \text{VOFF} = -3.90) \\ & \text{MODEL S1BMOD VSWITCH (RON = 1e-5 \ \text{ROFF} = 0.1 \ \text{VON} = -3.90 \ \text{VOFF} = -6.90) \\ & \text{MODEL S1BMOD VSWITCH (RON = 1e-5 \ \text{ROFF} = 0.1 \ \text{VON} = -3.90 \ \text{VOFF} = -6.90) \\ & \text{MODEL S1BMOD VSWITCH (RON = 1e-5 \ \text{ROFF} = 0.1 \ \text{VON} = -3.90 \ \text{VOFF} = -6.90) \\ & \text{MODEL S1BMOD VSWITCH (RON = 1e-5 \ \text{ROFF} = 0.1 \ \text{VON} = -3.90 \ \text{VOFF} = -6.90) \\ & \text{M$ 

.MODEL S2AMOD VSWITCH (RON =  $1e^{-5}$  ROFF = 0.1 VON = 0.39 VOFF = 3.39)

.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 3.39 VOFF= 0.39)

#### .ENDS

NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.




### SABER Electrical Model

### **REV February 1999**

var i iscl

i.it n8 n17 = 1

template huf75343 n2, n1, n3 electrical n2, n1, n3



res.rslc1 n5 n51 = 1e-6, tc1 = 1.02e-4, tc2 = 2.07e-6 res.rslc2 n5 n50 = 1e3 res.rsource n8 n7 = 4.79e-3, tc1 = 0, tc2 = 0 res.rvtemp n18 n19 = 1, tc1 = -1.93e-3, tc2 = 1.38e-6 res.rvthres n22 n8 = 1, tc1 = -3.49e-3, tc2 = -1.27e-5

spe.ebreak n11 n7 n17 n18 = 58.39 spe.eds n14 n8 n5 n8 = 1 spe.egs n13 n8 n6 n8 = 1 spe.esg n6 n10 n6 n8 = 1 spe.evtemp n20 n6 n18 n22 = 1 spe.evthres n6 n21 n19 n8 = 1

sw\_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw\_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw\_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw\_vcsp.s2b n13 n15 n14 n13 = model=s2bmod

```
v.vbat n22 n19 = dc = 1
```

equations { i(n51->n50) + = iscl

iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))\*((abs(v(n5,n51)\*1e6/609))\*\*2.5))

## SPICE Thermal Model

### REV 12 February 1999

### HUF75343

CTHERM1 th 6 6.15e-3 CTHERM2 6 5 2.50e-2 CTHERM3 5 4 1.40e-2 CTHERM4 4 3 1.25e-2 CTHERM5 3 2 4.85e-2 CTHERM6 2 tl 12.55


RTHERM1 th 6 3.76e-3 RTHERM2 6 5 9.35e-3 RTHERM3 5 4 2.64e-2 RTHERM4 4 3 1.48e-1 RTHERM5 3 2 2.23e-1 RTHERM6 2 tl 2.96e-2

## SABER Thermal Model

SABER thermal model HUF75343

template thermal\_model th tl thermal\_c th, tl { ctherm.ctherm1 th 6 = 6.15e-3ctherm.ctherm2 6 5 = 2.50e-2ctherm.ctherm3 5 4 = 1.40e-2ctherm.ctherm4 4 3 = 1.25e-2ctherm.ctherm5 3 2 = 4.85e-2ctherm.ctherm6 2 tl = 12.55

rtherm.rtherm2 6 5 = 9.35e-3 rtherm.rtherm3 5 4 = 2.64e-2 rtherm.rtherm4 4 3 = 1.48e-1 rtherm.rtherm5 3 2 = 2.23e-1 rtherm.rtherm6 2 tl = 2.96e-2 }



### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST <sup>®</sup>	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench <sup>®</sup>	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic <sup>®</sup>
E <sup>2</sup> CMOS™	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I <sup>2</sup> C™	OCX™	RapidConfigure™	UHC™
Across the board	. Around the world.™	OCXPro™	RapidConnect™	UltraFET <sup>®</sup>
The Power Franc	hise™	OPTOLOGIC <sup>®</sup>	SILENT SWITCHER <sup>®</sup>	VCX™
Programmable A	ctive Droop™	OPTOPLANAR™	SMART START™	

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor The datasheet is printed for reference information only

Rev. I2

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.