Pin Description

16XCLK - Positive edge triggered input clock that is set to 16 times the data transmission baud rate. The encode and decode schemes require this signal. The signal is usually tied to a UART's BAUDOUT signal.

TXD - Negative edge triggered input signal; usually tied to a UART's SOUT signal (serial data to be transmitted). **RCV** - Output signal which is usually tied to a UART's SIN signal (received serial data).

GND - Chip ground.

NRST - Active low signal used to reset the decode state machine. This signal can be tied to POR (Power on reset) or V_{CC} . This signal can also be used to disable any data reception.

IR_RCV - A 3/16th pulse width input signal from the infrared transceiver. The signal is a demodulated (pulse stretched) to generate the RCV output signal.

IR_TXD - This signal is the modulated 3/16ths TXD signal which is input to the infrared transceiver.

V_{CC} - Power.



Package Dimensions

NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

Encoding Scheme



The encoder sends a pulse for every space or "0" that is sent on the TXD line. On a high to low transition of the TXD line, the generation of the pulse is delayed for 7 clock cycles of the 16XCLK before the pulse is set high for 3 clock cycles (or 3/16th of a bit time) and then subsequently pulled low.



Decoding Scheme

A high to low transition of the IR_RXD line from the infrared transceiver module signifies a 3/16th pulse. This pulse is stretched to accommodate 1 bit time (16 clock cycles). Every

pulse that is received is translated into a "0" or space on the RXD line equal to 1 bit time.

Note: The stretched pulse must be at least 3/4 of a bit time in duration to be correctly interpreted by a UART.

Parameter	Symbol	Min.	Max.	Units	Conditions
Storage Temperature	T _S	-65	+150	°C	
Operating Temperature	T _A	-40	+85	°C	
Output Current	IO		10	mA	
Power Dissipation	P _{MAX}		0.22	W	
Input/Output Voltage	V _I /V _O	-0.5	$V_{\rm CC} + 0.5$	V	
Power Supply Voltage	V _{CC}	-0.5	+6.5	V	

Absolute Maximum Ratings

Switching Specifications

 $(V_{CC} = 5 \text{ Volts} \pm 10\%, T_A = -40 \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Toggle Frequency	f _{tog}		120		Mhz	
Propagation Delay Time	t _{pd}		0.5		ns	Internal Gate
			1.0		ns	Input Buffer
			2.0		ns	Output Buffer
Output Fall Time	t _f		1.42		ns	Output Buffer ($C_L = 15 \text{ pF}$)
Output Rise Time	t _r		1.54		ns	Output Buffer ($C_L = 15 \text{ pF}$)

Note: \mathbf{f}_{tog} represents the maximum internal D-Type Flip Flop toggle rate

Capacitance

 $(V_{CC} = 0 \text{ Volts}, T_A = -40 \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Input Capacitance	C _{IN}		10	20	pF	f = 1 MHz - Unmeasured Pins
Output Capacitance	C _{OUT}		10	20	pF	Returned to 0 Volts
Output Fall Time			10	20	pF	

Recommended Operating Conditions

 $(T_A = -40 \text{ to } + 85^{\circ}\text{C})$

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Supply Voltage	V _{CC}	2.7	5.0	5.5	V	CMOS level
Input Voltage	VI	0.0		V _{CC}	V	CMOS level
Ambient Temperature	T _A	-40		+85	°C	CMOS level
High Level Input Voltage	V _{IH}	$0.7 V_{\rm CC}$		V _{CC}	V	CMOS level
Low Level Input Voltage	V _{IL}	0.0		$0.3 V_{CC}$	V	CMOS level
Positive Trigger Voltage	VP	1.61		4.00	V	CMOS level
Negative Trigger Voltage	V _N	0.55		3.10	V	CMOS level
Hysteresis Voltage	V _H	0.50		2.00	V	CMOS level
Power Dissipation	P _{DISS}		4.9	220	mW	$f_{16XCLK} = 2 MHz$
Input Rise Time	t _{ri}			200	ns	$f_{16XCLK} = 2 MHz$
Input Fall Time	t _{fa}			200	ns	$f_{16XCLK} = 2 MHz$
Max Clk Frequency (16XCLK)	f _{16XCLK}			2	MHz	
Minimum Pulse Width (IR_TXD)*	t _{mpx}	250			ns	$f_{16XCLK} = 2 MHz$

*IrDA Parameters. The Max Clk Frequency represents the maximum clock frequency to drive the HSDL-7000's internal state machine. Under normal circumstances, this clock input should not exceed 16 * 115.2 Kbp/s or 1.8432 MHz. This product can operate at higher clock rates, but the above is the recommended rate.

The Minimum Pulse Width represents the minimum pulse width of the encoded IR_TXD pulse (and the IR_RCV pulse). As per the IrDA specifications, the minimum pulse width of the IR_TXD and IR_RCV pulses should be 3 * (1/1.8432 MHz) or $1.63 \mu s$. The minimum pulse width specified for the HSDL-7000 is 250 ns, which is within IrDA specification. Under normal circumstances, the pulse width should not be less than $1.63 \mu s$.

Application Circuits

HSDL-7000 Connection to UART



At the time of this publication, Light Emitting Diodes (LEDs) that are contained in this product are regulated for eye safety in Europe by the Commission for European Electrotechnical Standardization (CENELEC) EN60825-1. Please refer to Application Brief I-008 for more information.

For company and product information, please go to our web site: **WWW.liteon.com** or **http://optodatabook.liteon.com/databook/databook.aspx**

Data subject to change. Copyright $\ensuremath{\textcircled{O}}$ 2007 Lite-On Technology Corporation. All rights reserved.

