


**ON Semiconductor**<sup>®</sup>

# FDS8949 Dual N-Channel Logic Level PowerTrench<sup>®</sup> MOSFET

### **40V, 6A, 29m**Ω

#### Features

- Max  $r_{DS(on)} = 29m\Omega$  at  $V_{GS} = 10V$
- Max r<sub>DS(on)</sub> = 36mΩ at V<sub>GS</sub> = 4.5V
- Low gate charge
- High performance trench technology for extremely low <sup>r</sup>DS(on)
- High power and current handling capability
- RoHS compliant




### General Description

These N-Channel Logic Level MOSFETs are produced using ON Semiconductor's advanced PowerTrench<sup>®</sup> process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

#### Applications

- Inverter
- Power suppliers



### MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V <sub>DS</sub>	Drain to Source Voltage		40	V	
V <sub>GS</sub>	Gate to Source Voltage		±20	V	
ID	Drain Current -Continuous	(Note 1a)	6	— A	
	-Pulsed		20		
E <sub>AS</sub>	Drain-Source Avalanche Energy	(Note 3)	26	mJ	
P <sub>D</sub>	Power Dissipation for Dual Operation		2		
	Power Dissipation for Single Operation	(Note 1a)	1.6	W	
		(Note 1b)	0.9		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to 150	°C	
Therma	I Characteristics				
$R_{ hetaJA}$	Thermal Resistance-Single operation, Junction to Ambient	(Note 1a)	81		
$R_{\thetaJA}$	Thermal Resistance-Single operation, Junction to Ambient	(Note 1b)	135	°C/W	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Note 1)	40	-	

## Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
FDS8949	FDS8949	13"	12mm	2500 units


1

©2006 Semiconductor Components industries, LLC. October-2017, Rev. 2

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250μA, V <sub>GS</sub> = 0V	40			V
$\Delta BV_{DSS}$ $\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$ , referenced to 25°C		33		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 32V, V_{GS} = 0V$ $T_J = 55^{\circ}C$			1 10	μA μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$T_{J} = 55^{\circ}C$ $V_{GS} = \pm 20V, V_{DS} = 0V$			±100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1	1.9	3	V
$\Delta V_{GS(th)} \Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$ , referenced to 25°C		-4.6		mV/°C
	Drain to Source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 6A		21	29	mΩ
r <sub>DS(on)</sub>		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 4.5A		26	36	
		V <sub>GS</sub> = 10V, I <sub>D</sub> = 6A,T <sub>J</sub> = 125°C		29	43	
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 10V,I <sub>D</sub> = 6A		22		0
3F3		VDS - 100,iD - 0A		22		S
Dynamic	Characteristics	VDS - 100,10 - 0A		<u> </u>	955	ļ
<b>Dynamic</b> C <sub>iss</sub>	Characteristics	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V,		715	955	pF
<b>Dynamic</b> C <sub>iss</sub> C <sub>oss</sub>	Characteristics Input Capacitance Output Capacitance			715 105	140	pF pF
Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Characteristics	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V,		715		pF
Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V, f = 1MHz		715 105 60	140	pF pF pF
Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V, f = 1MHz f = 1MHz		715 105 60	140	pF pF pF
Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switchin	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V, f = 1MHz f = 1MHz V <sub>DD</sub> = 20V, I <sub>D</sub> = 1A		715 105 60 1.1	140 90	pF pF pF Ω
Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switchin	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V, f = 1MHz f = 1MHz		715 105 60 1.1 9	140 90 18	pF pF pF Ω ns
Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switchin t <sub>d(on)</sub> t <sub>r</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V, f = 1MHz f = 1MHz V <sub>DD</sub> = 20V, I <sub>D</sub> = 1A		715 105 60 1.1 9 5	140 90 18 10	pF pF pF Ω ns
Dynamic $C_{iss}$ $C_{rss}$ $R_g$ Switchin $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time	$V_{DS} = 20V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 20V, I_D = 1A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$		715 105 60 1.1 9 5 23	140 90 18 10 37	pF pF Ω ns ns
Dynamic $C_{iss}$ $C_{rss}$ $R_g$ Switchin $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Gate Charge	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V, f = 1MHz f = 1MHz V <sub>DD</sub> = 20V, I <sub>D</sub> = 1A		715 105 60 1.1 9 5 23 3	140 90 18 10 37 6	pF pF Ω ns ns ns ns
Dynamic $C_{iss}$ $C_{rss}$ $R_g$ Switchin $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge	$V_{DS} = 20V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 20V, I_D = 1A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$		715 105 60 1.1 9 5 23 3 7.7	140 90 18 10 37 6	pF pF pF Ω ns ns ns ns nc
$\begin{array}{c} \textbf{Dynamic}\\ \hline C_{iss}\\ \hline C_{oss}\\ \hline C_{rss}\\ \hline R_g\\ \textbf{Switchin}\\ \hline \textbf{Switchin}\\ \hline \textbf{t}_{d(on)}\\ \hline \textbf{t}_{r}\\ \hline \textbf{t}_{d(off)}\\ \hline \textbf{t}_{r}\\ \hline \textbf{Q}_{g}\\ \hline \textbf{Q}_{gs}\\ \hline \textbf{Q}_{gd}\\ \hline \end{array}$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Gate Charge	$V_{DS} = 20V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 20V, I_D = 1A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$ $V_{DS} = 20V, I_D = 6A, V_{GS} = 5V$		715 105 60 1.1 9 5 23 3 7.7 2.4	140 90 18 10 37 6	pF pF pF Ω ns ns ns ns nc nC
Dynamic $C_{iss}$ $C_{oss}$ $C_{rss}$ $R_g$ Switchin $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gd}$ Drain-So	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller"Charge	$V_{DS} = 20V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 20V, I_D = 1A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$ $V_{DS} = 20V, I_D = 6A, V_{GS} = 5V$ nd Maximum Ratings		715 105 60 1.1 9 5 23 3 7.7 2.4	140 90 18 10 37 6	pF pF pF Ω ns ns ns ns nc nC
$\begin{array}{c} \textbf{Dynamic}\\ \hline \textbf{C}_{iss}\\ \hline \textbf{C}_{rss}\\ \hline \textbf{R}_{g}\\ \hline \textbf{Switchin}\\ \hline \textbf{Switchin}\\ \hline \textbf{t}_{d(on)}\\ \hline \textbf{t}_{r}\\ \hline \textbf{t}_{d(off)}\\ \hline \textbf{t}_{f}\\ \hline \textbf{Q}_{g}\\ \hline \textbf{Q}_{gs}\\ \hline \textbf{Q}_{gd}\\ \hline \end{array}$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance  Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller"Charge  Characteristics a	$V_{DS} = 20V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 20V, I_D = 1A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$ $V_{DS} = 20V, I_D = 6A, V_{GS} = 5V$ nd Maximum Ratings		715 105 60 1.1 9 5 23 3 7.7 2.4 2.8	140 90 18 10 37 6 11	pF pF Ω ns ns ns nC nC nC

#### Notes:

1: R<sub>0JA</sub> is the sum of the junction-to-case and case-to- ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.





2: Pulse Test: Pulse Width < 300 us, Duty Cycle < 2.0%. **3:** Starting  $T_J$  = 25°C, L = 1mH, I<sub>AS</sub> = 7.3A, V<sub>DD</sub> = 40V, V<sub>GS</sub> = 10V.

**a)** 81°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper


Scale 1:1 on letter size paper

**b)** 135°C/W when mounted on a minimum pad .





Downloaded from Arrow.com.



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death a

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Semiconductor Components Industries, LLC