12V Hot-Plug Switch

ABSOLUTE MAXIMUM RATINGS

Voltage Range on V_{CC} and LOAD Relative to GND
  Continuous ....-0.3V to +18V
  1ms Maximum ....-0.3V to +22V
Voltage Range on ILIM and VRAMP
  Relative to GND....................................-0.3V to (V_{CC} + 0.3V),
  but not to exceed +18V
Voltage Range on TIMER Relative to GND ....-0.3V to +5.0V

Drain Current
  Continuous 4A
  Peak 15A
Operating Junction Temperature Range...........-40°C to +135°C
Storage Temperature Range ....-55°C to +135°C
Soldering Temperature.........................Refer to the IPC/JEDEC
J-STD-020 Specification.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(T_J = -40°C to +135°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V_{CC}	(Notes 1, 2)	9.0		13.2	V
R_{ILIM} Value	R_{ILIM}		20		400	Ω
C_{VRAMP} Value	C_{VRAMP}		0.04		5.00	µF
C_{TIMER} Value	C_{TIMER}		0.04		5.00	µF
TIMER Turn-On Voltage	V_{ON}		2.6		5	V
TIMER Turn-Off Voltage	V_{OFF}		-0.3		+2.0	V

ELECTRICAL CHARACTERISTICS

(V_{CC} = +12V, T_J = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	I_{CC}	(Note 3)		1.1	2.00	mA
UVLO Rising	V_{UVLOR}		7.5	8.0	8.5	V
UVLO Falling	V_{UVLOF}		6.5	7.0	7.5	V
UVLO Hysteresis	V_{UVLOH}			1		V
On-Resistance	R_{ON}			25	32	mΩ
MOSFET Output Capacitance	C_{OUT}			500		pF
LOAD Voltage During Off State	V_{LOFF}	(Note 4)			200	mV
Delay Time from Enable to Beginning of Conduction	t_{POND}	C_{VRAMP} = 1µF		5		ms
Gate-Charging Time from Conduction to 90% of V_{OUT}	t_{GCT}	C_{VRAMP} = 1µF, C_{LOAD} = 1000µF	48	66	80	ms
Shutdown Junction Temperature	T_{SHDN}	(Note 5)	120	135	150	°C
Thermal Hysteresis	T_{HYS}	(Note 5)		40		°C
TIMER Charging Current	I_{TIMER}		70	80	92	µA
Overvoltage Clamp	V_{OVC}		13.5	15.0	16.5	V

MAXIM

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +12V, T_J = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Short-Circuit Limit	I_{SCL}	R_{ILIM} = 56Ω (Note 6)	2.0	2.5	3.0	A
Overload Limit	I_{OVL}	R_{ILIM} = 56Ω (Note 7)	3.5	4.4	5.9	A
LOAD Voltage Slew Rate	SR_{LOAD}	C_{VRAMP} = 1µF	0.13	0.15	0.18	V/ms
VRAMP Charging Current	I_{VRAMP}		70	80	92	µA

Note 1: All voltages are referenced to ground. Currents entering the IC are specified positive and currents exiting the IC are negative.
Note 2: This supply range guarantees that the LOAD voltage is not clamped by the overvoltage limit.
Note 3: Supply current specified with no load on the LOAD pin.
**Note 4:** V_{LOFF} voltage specified with a 2.5mA load applied to LOAD.
Note 5: Not production tested. Guaranteed by design.
Note 6: I_{SCL} is the current limit when the output voltage is initially ramping up.
Note 7: I_{OVL} is the current limit after the output voltage ramping is complete.

Typical Operating Characteristics

(V_{CC} = 12V, T_A = +25°C, R_{ILIM} = 56Ω, V_{CC} = 12V, C_{TIMER} = 0.1µF, C_{VRAMP} = 0.1µF, unless otherwise noted.)

CURRENT LIMIT vs. R_{ILIM}

CURRENT LIMIT vs. TEMPERATURE

OVERVOLTAGE CLAMP vs. TEMPERATURE

ON-RESISTANCE vs. TEMPERATURE

SUPPLY CURRENT vs. TEMPERATURE

TYPICAL DS4560 TURN-ON WAVEFORMS
V_{CC} = 18V, 10Ω RESISTIVE LOAD

MAXIM

_____ 3

12V Hot-Plug Switch

_____Typical Operating Characteristics (continued)

(V_{CC} = 12V, T_A = +25°C, R_{ILIM} = 56Ω, V_{CC} = 12V, C_{TIMER} = 0.1µF, C_{VRAMP} = 0.1µF, unless otherwise noted.)

**TURN-ON WAVEFORMS
10Ω RESISTIVE LOAD**


**TURN-ON WAVEFORMS
3300µF CAPACITIVE LOAD**


**TURN-ON WAVEFORMS
V_{CC} = 18V, 10Ω RESISTIVE LOAD**

**THERMAL SHUTDOWN WITH AUTORETRY
DS4560S-AR+, V_{CC} = 18V, 10Ω RESISTIVE LOAD**

MAXIM

Detailed Description

The DS4560 begins to operate when V_{CC} exceeds the undervoltage lockout level, V_{UVLOR}. At this level, the enable circuit and TIMER pin become active. Once the device has been enabled, a gate voltage is applied to the power MOSFET, allowing current to begin flowing from V_{CC} to LOAD. The speed of the output-voltage ramp is controlled by the capacitance placed at the VRAMP pin. The load current is continuously monitored during the initial voltage ramping (I_{SCL}) and during normal operation (I_{OVL}). If the current exceeds the current limit that is set by the external resistance at ILIM, the gate voltage of the power MOSFET is decreased, reducing the output current to the set current limit.

Current is limited by the DS4560 comparing the voltage difference between the LOAD and ILIM pins to an internal reference voltage. If the output current exceeds the limit that is set by the R_{ILIM} resistor, the gate voltage of the power MOSFET is decreased, which reduces the output current to the load.

When the output power is initially ramping up, the current limit is I_{SCL}. Once the voltage ramping is complete, the current limit is I_{OVL}. The lower I_{SCL} current limit protects the source if there is a dead short on initial power-up.

The DS4560 acts as a fuse and automatically disables the current flowing to the load when the temperature of the power MOSFET has exceeded the shutdown junction temperature, T_{SHDN}.

MAXIM _____ 5

DS4560

Enable/Timer

The voltage level of the TIMER pin is compared to an internal source (see the *Block Diagram*). When the level on the pin exceeds V_{ON}, the comparator outputs a low level. This then turns on the voltage ramp circuit, enabling the device's output. This TIMER pin can be configured into one of four different modes of operation listed in Table 1. The TIMER pin was designed to work with most logic families. The TIMER pin will have at least 250mV of hysteresis between V_{ON} and V_{OFF}. It is recommended that any logic gate used to drive the TIMER pin be tested to ensure proper operation.

Once the device has been enabled, there is a delay (t_{POND}) until conduction begins from V_{CC} to LOAD. This delay is the time required for the charge pump to bring the gate voltage of the power MOSFET above its threshold level. Once the gate is above the threshold level, conduction begins and the output voltage begins ramping.

Automatic Enable Mode

When V_{CC} exceeds V_{UVLOR}, the gate holding the TIMER node low is released. The internal current source brings the node to a level greater than V_{ON}, enabling the device.

Delayed Automatic Enable Mode

When V_{CC} exceeds V_{UVLOR}, the gate holding the TIMER node low is released. The internal current source (I_{TIMER}) then begins charging C_{TIMER}. When C_{TIMER} is charged to a level greater than V_{ON}, the device turns on. The equation for the delay time is:

$$t_{DELAY} = (C_{TIMER} \times V_{ON})/I_{TIMER}$$

Enable/Disable Mode

A logic gate or open-collector device can be connected to the TIMER pin to enable or disable the device. When the TIMER pin is held low, the device is disabled. When an open-collector device is used to drive the TIMER pin, the DS4560 is enabled when the open collector is in its high-impedance state by the internal current source bringing the TIMER node high. The TIMER pin is also compatible with most logic families if the output high voltage level of the gate exceeds the V_{ON} level, and the gate can sink the I_{TIMER} current.

Enable with Delay/Disable Mode

An open-collector device is connected in parallel with C_{TIMER}. When the pin is held low, the DS4560 is disabled. When the open-collector driver is high impedance, the internal current source begins to charge C_{TIMER} as in the delayed mode.

Output-Voltage Ramp

The voltage ramp circuit uses an operational amplifier to control the gate bias of the n-channel power MOSFET. When the timer/enable circuit is disabled, a FET is used to keep C_{VRAMP} discharged, which forces the output voltage to GND. Once the enable/timer circuit has been enabled, an internal current source, I_{VRAMP}, begins to charge the external capacitor, C_{VRAMP}, connected to the VRAMP pin. The amplifier controls the gate of the power MOSFET so that the LOAD output voltage divided by two tracks the rising voltage level of C_{VRAMP}. The output voltage continues to ramp until it reaches either the input V_{CC} level or the overvoltage clamp limits. The equation for the output-voltage ramp function is:

$$dV_{LOAD}/dt = 2 \times (I_{VRAMP}/C_{VRAMP})$$

Thermal Shutdown

The DS4560 enters a thermal shutdown state when the temperature of the power MOSFET reaches or exceeds T_{SHDN}, approximately +135°C. When T_{SHDN} is exceeded, the thermal-limiting circuitry disables the DS4560 using the enable circuitry. The DS4560 is offered in two different versions: an autoretry version and a latchoff version.

Autoretry Version (DS4560S-AR)

The autoretry verson continually monitors the temperature once it has entered thermal shutdown. If the junction temperature falls below approximately +95°C (T_{SHDN} - T_{HYS}), the power MOSFET is re-enabled. See the Thermal Shutdown with Autoretry graph for details.

Table 1. TIMER Pin Modes

MODE OF OPERATION	TIMER PIN SETUP
Automatic Enable	No connection to TIMER pin.
Delayed Automatic Enable	Capacitor C_{TIMER} connected to TIMER.
Enable/Disable	Open-collector device.
Enable with Delay/Disable	Open-collector device and C_{TIMER}.

MAXIM

DS4560

Latchoff Version (DS4560S-LO)

Once the latchoff version has entered thermal shutdown, it does not attempt to turn back on. The only way to turn this device back on is to cycle the power to the device. When power is reapplied to V_{CC}, the junction temperature needs to be less than T_{SHDN} for the device to be enabled.

Overvoltage Limit

The overvoltage-limiting clamp monitors the VRAMP level compared to an internal voltage reference. When the voltage on VRAMP exceeds $V_{OVC}/2$, the gate voltage of the n-channel power MOSFET is reduced, limiting the voltage on LOAD to V_{OVC} even as V_{CC} increases. If the device is in overvoltage for an extended period of time, the device may overheat and enter thermal shutdown. This is caused by the power created by the voltage drop across the power MOSFET and the load current. See the Thermal Shutdown with Autoretry graph for details.

Applications Information

The GND pin of the DS4560 is also a heat sink for the device. This pin should be connected to a large trace or plane capable of dissipating heat from the device.

Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
8 SO	—	**21-0041**

◢◣▲XI◢◤ _____ 7

12V Hot-Plug Switch

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/08	Initial release.	—
1	9/08	In the *Recommended Operating Conditions*, changed the TIMER Turn-On Voltage (V_{ON}) maximum specification from "V_{CC} + 0.3V" to "5V."	2
2	5/09	Added the UL certification number to the *Features* section.	1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.