Logic Block Diagram (CY7C21701KV18)

Contents

Pin Configuration

The pin configuration for CY7C21701KV18 follows. [2]

165-Ball FBGA (13 x 15 x 1.4 mm) Pinout

CY7C21701KV18 (512K x 36)

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{CQ}$	NC/144M	NC/36M	R/$\overline{W}$	$\overline{BWS_2}$	$\overline{K}$	$\overline{BWS_1}$	$\overline{LD}$	A	NC/72M	CQ
B	NC	DQ27	DQ18	A	$\overline{BWS_3}$	K	$\overline{BWS_0}$	A	NC	NC	DQ8
C	NC	NC	DQ28	V_{SS}	A	NC	A	V_{SS}	NC	DQ17	DQ7
D	NC	DQ29	DQ19	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	DQ16
E	NC	NC	DQ20	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DQ15	DQ6
F	NC	DQ30	DQ21	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ5
G	NC	DQ31	DQ22	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ14
H	$\overline{DOFF}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	DQ32	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ13	DQ4
K	NC	NC	DQ23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ12	DQ3
L	NC	DQ33	DQ24	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
M	NC	NC	DQ34	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	DQ11	DQ1
N	NC	DQ35	DQ25	V_{SS}	A	A	A	V_{SS}	NC	NC	DQ10
P	NC	NC	DQ26	A	A	QVLD	A	A	NC	DQ9	DQ0
R	TDO	TCK	A	A	A	ODT	A	A	A	TMS	TDI

Note

2. NC/36M, NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level.

[+] Feedback

Pin Definitions

Pin Name	I/O	Pin Description
DQ$_{[35:0]}$	Input Output-Synchronous	**Data Input Output Signals**. Inputs are sampled on the rising edge of K and $\overline{\text{K}}$ clocks during valid write operations. These pins drive out the requested data when the read operation is active. Valid data is driven out on the rising edge of both the K and $\overline{\text{K}}$ clocks during read operations. When read access is deselected, DQ$_{[35:0]}$ are automatically tri-stated.
$\overline{\text{LD}}$	Input-Synchronous	**Synchronous Load**. Sampled on the rising edge of the K clock. This input is brought LOW when a bus cycle sequence is defined. This definition includes address and read/write direction. All transactions operate on a burst of 2 data. LD must meet the setup and hold times around edge of K.
$\overline{\text{BWS}}_0$, $\overline{\text{BWS}}_1$, $\overline{\text{BWS}}_2$, $\overline{\text{BWS}}_3$	Input-Synchronous	**Byte Write Select 0, 1, 2, and 3 – Active LOW**. Sampled on the rising edge of the K and $\overline{\text{K}}$ clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. $\overline{\text{BWS}}_0$ controls D$_{[8:0]}$, $\overline{\text{BWS}}_1$ controls D$_{[17:9]}$, $\overline{\text{BWS}}_2$ controls D$_{[26:18]}$ and $\overline{\text{BWS}}_3$ controls D$_{[35:27]}$. All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select ignores the corresponding byte of data and it is not written into the device.
A	Input-Synchronous	**Address Inputs**. Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 512K x 36 (2 arrays each of 256K x 36).
R/$\overline{\text{W}}$	Input-Synchronous	**Synchronous Read or Write Input**. When $\overline{\text{LD}}$ is LOW, this input designates the access type (read when R/$\overline{\text{W}}$ is HIGH, write when R/$\overline{\text{W}}$ is LOW) for loaded address. R/$\overline{\text{W}}$ must meet the setup and hold times around edge of K.
QVLD	Valid output indicator	**Valid Output Indicator**. The Q Valid indicates valid output data. QVLD is edge aligned with CQ and $\overline{\text{CQ}}$.
ODT [3]	On-Die Termination input pin	**On-Die Termination Input**. This pin is used for On-Die termination of the input signals. ODT range selection is made during power up initialization. A LOW on this pin selects a low range that follows RQ/3.33 for 175$\Omega \leq$ RQ $\leq$ 350Ω (where RQ is the resistor tied to ZQ pin). A HIGH on this pin selects a high range that follows RQ/1.66 for 175$\Omega \leq$ RQ $\leq$ 250Ω (where RQ is the resistor tied to ZQ pin). When left floating, a high range termination value is selected by default.
K	Input Clock	**Positive Input Clock Input**. The rising edge of K is used to capture synchronous inputs to the device and to drive out data through Q$_{[x:0]}$. All accesses are initiated on the rising edge of K.
$\overline{\text{K}}$	Input Clock	**Negative Input Clock Input**. $\overline{\text{K}}$ is used to capture synchronous data being presented to the device and to drive out data through Q$_{[x:0]}$.
CQ	Echo Clock	**Synchronous Echo Clock Outputs**. This is a free running clock and is synchronized to the input clock (K) of the DDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 21.
$\overline{\text{CQ}}$	Echo Clock	**Synchronous Echo Clock Outputs**. This is a free running clock and is synchronized to the input clock (K) of the DDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 21.
ZQ	Input	**Output Impedance Matching Input**. This input is used to tune the device outputs to the system data bus impedance. CQ, $\overline{\text{CQ}}$, and Q$_{[x:0]}$ output impedance are set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to V$_{DDQ}$, which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
$\overline{\text{DOFF}}$	Input	**PLL Turn Off – Active LOW**. Connecting this pin to ground turns off the PLL inside the device. The timing in the PLL turned off operation differs from those listed in this data sheet. For normal operation, this pin can be connected to a pull up through a 10 KΩ or less pull up resistor. The device behaves in DDR I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with DDR I timing.

Note
3. On-Die Termination (ODT) feature is supported for D$_{[x:0]}$, BWS$_{[x:0]}$, and K/$\overline{\text{K}}$ inputs.

[+] Feedback

Pin Definitions (continued)

Pin Name	I/O	Pin Description
TDO	Output	**TDO for JTAG**.
TCK	Input	**TCK Pin for JTAG**.
TDI	Input	**TDI Pin for JTAG**.
TMS	Input	**TMS Pin for JTAG**.
NC	N/A	**Not Connected to the Die**. Can be tied to any voltage level.
NC/36M	Input	**Not Connected to the Die**. Can be tied to any voltage level.
NC/72M	Input	**Not Connected to the Die**. Can be tied to any voltage level.
NC/144M	Input	**Not Connected to the Die**. Can be tied to any voltage level.
NC/288M	Input	**Not Connected to the Die**. Can be tied to any voltage level.
V_{REF}	Input-Reference	**Reference Voltage Input**. Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V_{DD}	Power Supply	**Power supply Inputs to the Core of the Device**.
V_{SS}	Ground	**Ground for the Device**.
V_{DDQ}	Power Supply	**Power Supply Inputs for the Outputs of the Device**.

Functional Overview

The CY7C21701KV18 are synchronous pipelined Burst SRAMs equipped with a DDR interface, which operates with a read latency of two and half cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to V_{SS} the device behaves in DDR I mode with a read latency of one clock cycle.

Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input and output timing is referenced from the rising edge of the input clocks (K and $\overline{K}$).

All synchronous data inputs ($D_{[x:0]}$) pass through input registers controlled by the rising edge of the input clocks (K and $\overline{K}$). All synchronous data outputs ($Q_{[x:0]}$) pass through output registers controlled by the rising edge of the input clocks (K and $\overline{K}$).

All synchronous control (R/$\overline{W}$, $\overline{LD}$, $\overline{BWS}_{[X:0]}$) inputs pass through input registers controlled by the rising edge of the input clock (K).

CY7C21701KV18 is described in the following sections.

Read Operations

The CY7C21701KV18 is organized internally as two arrays of 512K x 36. Accesses are completed in a burst of 2 sequential 36-bit data words. Read operations are initiated by asserting R/$\overline{W}$ HIGH and $\overline{LD}$ LOW at the rising edge of the positive input clock (K). The address presented to the address inputs is stored in the read address register. Following the next two K clock rise, the corresponding 36-bit word of data from this address location is driven onto the $Q_{[35:0]}$ using $\overline{K}$ as the output timing reference. On the subsequent rising edge of K, the next 36-bit data word is driven onto the $Q_{[35:0]}$. The requested data is valid 0.45 ns from the rising edge of the input clock (K and $\overline{K}$). To maintain the internal logic, each read access must be allowed to complete. Read accesses can be initiated on every rising edge of the positive input clock (K).

When read access is deselected, the CY7C21701KV18 first completes the pending read transactions. Synchronous internal circuitry automatically tri-states the output following the next rising edge of the negative input clock ($\overline{K}$). This enables for a transition between devices without the insertion of wait states in a depth expanded memory.

Write Operations

Write operations are initiated by asserting R/$\overline{W}$ LOW and $\overline{LD}$ LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the write address register. On the following K clock rise, the data presented to $D_{[35:0]}$ is latched and stored into the 36-bit write data register, provided $\overline{BWS}_{[3:0]}$ are asserted active. On the subsequent rising edge of the negative input clock ($\overline{K}$) the information presented to $D_{[35:0]}$ is also stored into the write data register, provided $\overline{BWS}_{[3:0]}$ are asserted active. The 72 bits of data are then written into the memory array at the specified location. Write accesses can be initiated on every rising edge of the positive input clock (K). Doing so pipelines the data flow such that 36 bits of data can be transferred into the device on every rising edge of the input clocks (K and $\overline{K}$).

When the write access is deselected, the device ignores all inputs after the pending write operations are completed.

Byte Write Operations

Byte write operations are supported by the CY7C21701KV18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by $\overline{BWS}_0$, $\overline{BWS}_1$, $\overline{BWS}_2$, and $\overline{BWS}_3$, which are sampled with each set of 36-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to simplify read, modify, or write operations to a byte write operation.

DDR Operation

The CY7C21701KV18 enables high-performance operation through high clock frequencies (achieved through pipelining) and DDR mode of operation. The CY7C21701KV18 requires two No Operation (NOP) cycle during transition from a read to a write cycle. At higher frequencies, some applications require third NOP cycle to avoid contention.

If a read occurs after a write cycle, address and data for the write are stored in registers. The write information is stored because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the read(s), the stored data from the earlier write is written into the SRAM array. This is called a Posted write.

If a read is performed on the same address on which a write is performed in the previous cycle, the SRAM reads out the most current data. The SRAM does this by bypassing the memory array and reading the data from the registers.

Depth Expansion

Depth expansion requires replicating the $\overline{LD}$ control signal for each bank. All other control signals can be common between banks as appropriate.

Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V_{SS} to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175Ω and 350Ω, with V_{DDQ} = 1.5V. The output impedance is adjusted every 1024 cycles upon power up to account for drifts in supply voltage and temperature.

Echo Clocks

Echo clocks are provided on the DDR II+ to simplify data capture on high-speed systems. Two echo clocks are generated by the DDR II+. CQ is referenced with respect to K and $\overline{CQ}$ is referenced with respect to $\overline{K}$. These are free-running clocks and are synchronized to the input clock of the DDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 21.

Valid Data Indicator (QVLD)

QVLD is provided on the DDR II+ to simplify data capture on high speed systems. The QVLD is generated by the DDR II+ device along with data output. This signal is also edge aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.

On-Die Termination (ODT)

These devices have an On-Die Termination feature for Data inputs ($D_{[x:0]}$), Byte Write Selects ($BWS_{[x:0]}$), and Input Clocks (K and $\overline{K}$). The termination resistors are integrated within the chip. The ODT range selection is enabled through ball R6 (ODT pin). The ODT termination tracks value of RQ where RQ is the resistor tied to the ZQ pin. ODT range selection is made during power up initialization. A LOW on this pin selects a low range that follows RQ/3.33 for $175\Omega \leq RQ \leq 350\Omega$ (where RQ is the resistor tied to ZQ pin). A HIGH on this pin selects a high range that follows RQ/1.66 for $175\Omega \leq RQ \leq 250\Omega$ (where RQ is the resistor tied to ZQ pin). When left floating, a high range termination value is selected by default. For a detailed description on the ODT implementation, refer to the application note, *On-Die Termination for QDRII+/DDRII+ SRAMs*.

PLL

These chips use a PLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power up, when the DOFF is tied HIGH, the PLL is locked after 20 μs of stable clock. The PLL can also be reset by slowing or stopping the input clock K and $\overline{K}$ for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock to the desired frequency. The PLL automatically locks 20 μs after a stable clock is presented. The PLL may be disabled by applying ground to the $\overline{DOFF}$ pin. When the PLL is turned off, the device behaves in DDR I mode (with one cycle latency and a longer access time). For information, refer to the application note, *PLL Considerations in QDRII/DDRII/QDRII+/DDRII+*.

Application Example

Figure 1 shows two DDR II+ used in an application.

Figure 1. Application Example

Truth Table

The truth table for the CY7C21701KV18 follows. [4, 5, 6, 7, 8, 9]

Operation	K	$\overline{LD}$	$R/\overline{W}$	DQ	DQ
Write Cycle: Load address; wait one cycle; input write data on consecutive K and $\overline{K}$ rising edges.	L-H	L	L	D(A) at K(t + 1) ↑	D(A+1) at $\overline{K}$(t + 1) ↑
Read Cycle: (2.5 cycle Latency) Load address; wait two and half cycles; read data on consecutive K and K rising edges.	L-H	L	H	Q(A) at $\overline{K}$(t + 2)↑	Q(A+1) at K(t + 3) ↑
NOP: No Operation	L-H	H	X	High Z	High Z
Standby: Clock Stopped	Stopped	X	X	Previous State	Previous State

Write Cycle Descriptions

The write cycle description table for CY7C21701KV18 follows. [4, 10]

$\overline{BWS_0}$	$\overline{BWS_1}$	$\overline{BWS_2}$	$\overline{BWS_3}$	K	$\overline{K}$	Comments
L	L	L	L	L–H	–	During the data portion of a write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	L	L	L	–	L–H	During the data portion of a write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	H	H	H	L–H	–	During the data portion of a write sequence, only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[35:9]}$ remains unaltered.
L	H	H	H	–	L–H	During the data portion of a write sequence, only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[35:9]}$ remains unaltered.
H	L	H	H	L–H	–	During the data portion of a write sequence, only the byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
H	L	H	H	–	L–H	During the data portion of a write sequence, only the byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
H	H	L	H	L–H	–	During the data portion of a write sequence, only the byte ($D_{[26:18]}$) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
H	H	L	H	–	L–H	During the data portion of a write sequence, only the byte ($D_{[26:18]}$) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
H	H	H	L	L–H	–	During the data portion of a write sequence, only the byte ($D_{[35:27]}$) is written into the device. $D_{[26:0]}$ remains unaltered.
H	H	H	L	–	L–H	During the data portion of a write sequence, only the byte ($D_{[35:27]}$) is written into the device. $D_{[26:0]}$ remains unaltered.
H	H	H	H	L–H	–	No data is written into the device during this portion of a write operation.
H	H	H	H	–	L–H	No data is written into the device during this portion of a write operation.

Notes
4. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.
5. Device powers up deselected with the outputs in a tri-state condition.
6. "A" represents address location latched by the devices when transaction was initiated. A + 1 represents the address sequence in the burst.
7. "t" represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles succeeding the "t" clock cycle.
8. Data inputs are registered at K and $\overline{K}$ rising edges. Data outputs are also delivered on K and $\overline{K}$ rising edges.
9. Ensure that when clock is stopped K = K and C = C = HIGH. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
10. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. BWS_0, BWS_1, BWS_2, and BWS_3 can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

[+] Feedback

IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan Test Access Port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8V I/O logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Test Access Port—Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 12. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 15). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

TAP Registers

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 13. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The Boundary Scan Order on page 16 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 15.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 15. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is supplied during the Update IR state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and $\overline{CK}$ captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tri-state," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

[+] Feedback

TAP Controller State Diagram

The state diagram for the TAP controller follows. [11]

Note
11. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

[+] Feedback

TAP Controller Block Diagram

TAP Electrical Characteristics

Over the Operating Range [12, 13, 14]

Parameter	Description	Test Conditions	Min	Max	Unit
V_{OH1}	Output HIGH Voltage	I_{OH} = −2.0 mA	1.4		V
V_{OH2}	Output HIGH Voltage	I_{OH} = −100 μA	1.6		V
V_{OL1}	Output LOW Voltage	I_{OL} = 2.0 mA		0.4	V
V_{OL2}	Output LOW Voltage	I_{OL} = 100 μA		0.2	V
V_{IH}	Input HIGH Voltage		$0.65V_{DD}$	V_{DD} + 0.3	V
V_{IL}	Input LOW Voltage		-0.3	$0.35V_{DD}$	V
I_X	Input and Output Load Current	$GND \leq V_I \leq V_{DD}$	-5	5	μA

Notes
12. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table.
13. Overshoot: V_{IH}(AC) < V_{DDQ} + 0.3V (Pulse width less than t_{CYC}/2), Undershoot: V_{IL}(AC) > −0.3V (Pulse width less than t_{CYC}/2).
14. All Voltage referenced to Ground.

[+] Feedback

TAP AC Switching Characteristics

Over the Operating Range [15, 16]

Parameter	Description	Min	Max	Unit
t_{TCYC}	TCK Clock Cycle Time	50		ns
t_{TF}	TCK Clock Frequency		20	MHz
t_{TH}	TCK Clock HIGH	20		ns
t_{TL}	TCK Clock LOW	20		ns
Setup Times				
t_{TMSS}	TMS Setup to TCK Clock Rise	5		ns
t_{TDIS}	TDI Setup to TCK Clock Rise	5		ns
t_{CS}	Capture Setup to TCK Rise	5		ns
Hold Times				
t_{TMSH}	TMS Hold after TCK Clock Rise	5		ns
t_{TDIH}	TDI Hold after Clock Rise	5		ns
t_{CH}	Capture Hold after Clock Rise	5		ns
Output Times				
t_{TDOV}	TCK Clock LOW to TDO Valid		10	ns
t_{TDOX}	TCK Clock LOW to TDO Invalid	0		ns

TAP Timing and Test Conditions

Figure 2 shows the TAP timing and test conditions. [16]

Figure 2. TAP Timing and Test Conditions

Notes
15. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.
16. Test conditions are specified using the load in TAP AC Test Conditions. t_R/t_F = 1 ns.

Document Number: 001-57344 Rev. *A

[+] Feedback

Identification Register Definitions

Instruction Field	Value CY7C21701KV18	Description
Revision Number (31:29)	000	Version number.
Cypress Device ID (28:12)	11010111000100100	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	109

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

Boundary Scan Order

Bit #	Bump ID	Bit #	Bump ID	Bit #	Bump ID	Bit #	Bump ID
0	6R	28	10G	56	6A	84	1J
1	6P	29	9G	57	5B	85	2J
2	6N	30	11F	58	5A	86	3K
3	7P	31	11G	59	4A	87	3J
4	7N	32	9F	60	5C	88	2K
5	7R	33	10F	61	4B	89	1K
6	8R	34	11E	62	3A	90	2L
7	8P	35	10E	63	2A	91	3L
8	9R	36	10D	64	1A	92	1M
9	11P	37	9E	65	2B	93	1L
10	10P	38	10C	66	3B	94	3N
11	10N	39	11D	67	1C	95	3M
12	9P	40	9C	68	1B	96	1N
13	10M	41	9D	69	3D	97	2M
14	11N	42	11B	70	3C	98	3P
15	9M	43	11C	71	1D	99	2N
16	9N	44	9B	72	2C	100	2P
17	11L	45	10B	73	3E	101	1P
18	11M	46	11A	74	2D	102	3R
19	9L	47	10A	75	2E	103	4R
20	10L	48	9A	76	1E	104	4P
21	11K	49	8B	77	2F	105	5P
22	10K	50	7C	78	3F	106	5N
23	9J	51	6C	79	1G	107	5R
24	9K	52	8A	80	1F	108	Internal
25	10J	53	7A	81	3G		
26	11J	54	7B	82	2G		
27	11H	55	6B	83	1H		

[+] Feedback

Power Up Sequence in DDR II+ SRAM

DDR II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

Power Up Sequence

■ Apply power and drive $\overline{\text{DOFF}}$ either HIGH or LOW (All other inputs can be HIGH or LOW).
  ❐ Apply V_{DD} before V_{DDQ}.
  ❐ Apply V_{DDQ} before V_{REF} or at the same time as V_{REF}.
  ❐ Drive $\overline{\text{DOFF}}$ HIGH.

■ Provide stable $\overline{\text{DOFF}}$ (HIGH), power and clock (K, $\overline{\text{K}}$) for 20 μs to lock the PLL.

PLL Constraints

■ PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as $t_{KC\ Var}$.

■ The PLL functions at frequencies down to 120 MHz.

■ If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20 μs of stable clock to relock to the desired clock frequency.

Figure 3. Power Up Waveforms

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ....-65°C to +150°C

Ambient Temperature with Power Applied... -55°C to +125°C

Supply Voltage on V_{DD} Relative to GND .... -0.5V to +2.9V

Supply Voltage on V_{DDQ} Relative to GND .... -0.5V to +V_{DD}

DC Applied to Outputs in High Z ....-0.5V to V_{DDQ} + 0.3V

DC Input Voltage [13] ....-0.5V to V_{DD} + 0.3V

Current into Outputs (LOW).. 20 mA

Static Discharge Voltage (MIL-STD-883, M 3015)... >2,001V

Latch up Current... >200 mA

Operating Range

Range	Ambient Temperature (T_A)	V_{DD} [17]	V_{DDQ} [17]
Commercial	0°C to +70°C	1.8 ± 0.1V	1.4V to V_{DD}
Industrial	-40°C to +85°C		

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Typ	Max*	Unit
LSBU	Logical Single-Bit Upsets	25°C	197	216	FIT/Mb
LMBU	Logical Multi-Bit Upsets	25°C	0	0.01	FIT/Mb
SEL	Single Event Latch up	85°C	0	0.1	FIT/Dev

* *No LMBU or SEL events occurred during testing*; this column represents a statistical χ^2, 95% confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

Electrical Characteristics

DC Electrical Characteristics

Over the Operating Range [14]

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{DD}	Power Supply Voltage		1.7	1.8	1.9	V
V_{DDQ}	I/O Supply Voltage		1.4	1.5	V_{DD}	V
V_{OH}	Output HIGH Voltage	Note 18	$V_{DDQ}/2 - 0.12$		$V_{DDQ}/2 + 0.12$	V
V_{OL}	Output LOW Voltage	Note 19	$V_{DDQ}/2 - 0.12$		$V_{DDQ}/2 + 0.12$	V
$V_{OH(LOW)}$	Output HIGH Voltage	$I_{OH} = -0.1$ mA, Nominal Impedance	$V_{DDQ} - 0.2$		V_{DDQ}	V
$V_{OL(LOW)}$	Output LOW Voltage	$I_{OL} = 0.1$ mA, Nominal Impedance	V_{SS}		0.2	V
V_{IH}	Input HIGH Voltage		$V_{REF} + 0.1$		$V_{DDQ} + 0.15$	V
V_{IL}	Input LOW Voltage		-0.15		$V_{REF} - 0.1$	V
I_X	Input Leakage Current	$GND \le V_I \le V_{DDQ}$	-2		2	μA
I_{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disabled	-2		2	μA
V_{REF}	Input Reference Voltage [20]	Typical Value = 0.75V	0.68	0.75	0.95	V

Notes
17. Power up: assumes a linear ramp from 0V to V_{DD}(min) within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.
18. Outputs are impedance controlled. $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$ for values of $175\Omega \le RQ \le 350\Omega$.
19. Outputs are impedance controlled. $I_{OL} = (V_{DDQ}/2)/(RQ/5)$ for values of $175\Omega \le RQ \le 350\Omega$.
20. V_{REF}(min) = 0.68V or $0.46V_{DDQ}$, whichever is larger, V_{REF}(max) = 0.95V or $0.54V_{DDQ}$, whichever is smaller.

Electrical Characteristics (continued)

DC Electrical Characteristics

Over the Operating Range [14]

Parameter	Description	Test Conditions		Min	Typ	Max	Unit
I_{DD} [21]	V_{DD} Operating Supply	V_{DD} = Max, I_{OUT} = 0 mA, f = f_{MAX} = 1/t_{CYC}	550 MHz			970	mA
			500 MHz			890	
			450 MHz			820	
			400 MHz			750	
I_{SB1}	Automatic Power down Current	Max V_{DD}, Both Ports Deselected, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$ f = f_{MAX} = 1/t_{CYC}, Inputs Static	550 MHz			380	mA
			500 MHz			360	
			450 MHz			340	
			400 MHz			320	

AC Electrical Characteristics

Over the Operating Range [13]

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{IH}	Input HIGH Voltage		V_{REF} + 0.2	–	V_{DDQ} + 0.24	V
V_{IL}	Input LOW Voltage		-0.24	–	V_{REF} – 0.2	V

Note
21. The operation current is calculated with 50% read cycle and 50% write cycle.

[+] Feedback

Capacitance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C_{IN}	Input Capacitance	T_A = 25°C, f = 1 MHz, V_{DD} = 1.8V, V_{DDQ} = 1.5V	4	pF
C_O	Output Capacitance		4	pF

Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	165 FBGA Package	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51.	13.7	°C/W
Θ_{JC}	Thermal Resistance (Junction to Case)		3.73	°C/W

Figure 4. AC Test Loads and Waveforms

Note

22. Unless otherwise noted, test conditions assume signal transition time of 2V/ns, timing reference levels of 0.75V, V_{REF} = 0.75V, RQ = 250Ω, V_{DDQ} = 1.5V, input pulse levels of 0.25V to 1.25V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of AC Test Loads and Waveforms.

Document Number: 001-57344 Rev. *A

Switching Characteristics

Over the Operating Range [22, 23]

Cypress Parameter	Consortium Parameter	Description	550 MHz		500 MHz		450 MHz		400 MHz		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{POWER}		V_{DD}(Typical) to the First Access [24]	1	–	1	–	1	–	1	–	ms
t_{CYC}	t_{KHKH}	K Clock Cycle Time	1.81	8.4	2.0	8.4	2.2	8.4	2.5	8.4	ns
t_{KH}	t_{KHKL}	Input Clock (K/$\overline{K}$) HIGH	0.4	–	0.4	–	0.4	–	0.4	–	ns
t_{KL}	t_{KLKH}	Input Clock (K/$\overline{K}$) LOW	0.4	–	0.4	–	0.4	–	0.4	–	ns
$t_{KH\overline{K}H}$	$t_{KH\overline{K}H}$	K Clock Rise to $\overline{K}$ Clock Rise (rising edge to rising edge)	0.77	–	0.85	–	0.94	–	1.06	–	ns
Setup Times											
t_{SA}	t_{AVKH}	Address Setup to K Clock Rise	0.23	–	0.25	–	0.275	–	0.4	–	ns
t_{SC}	t_{IVKH}	Control Setup to K Clock Rise (LD, R/W)	0.23	–	0.25	–	0.275	–	0.4	–	ns
t_{SCDDR}	t_{IVKH}	Double Data Rate Control Setup to Clock (K/$\overline{K}$) Rise ($\overline{BWS_0}$, $\overline{BWS_1}$, $\overline{BWS_2}$, $\overline{BWS_3}$)	0.18	–	0.20	–	0.22	–	0.28	–	ns
t_{SD}	t_{DVKH}	$D_{[X:0]}$ Setup to Clock (K/$\overline{K}$) Rise	0.18	–	0.20	–	0.22	–	0.28	–	ns
Hold Times											
t_{HA}	t_{KHAX}	Address Hold after K Clock Rise	0.23	–	0.25	–	0.275	–	0.4	–	ns
t_{HC}	t_{KHIX}	Control Hold after K Clock Rise (LD, R/$\overline{W}$)	0.23	–	0.25	–	0.275	–	0.4	–	ns
t_{HCDDR}	t_{KHIX}	Double Data Rate Control Hold after Clock (K/$\overline{K}$) Rise ($\overline{BWS_0}$, $\overline{BWS_1}$, $\overline{BWS_2}$, $\overline{BWS_3}$)	0.18	–	0.20	–	0.22	–	0.28	–	ns
t_{HD}	t_{KHDX}	$D_{[X:0]}$ Hold after Clock (K/$\overline{K}$) Rise	0.18	–	0.20	–	0.22	–	0.28	–	ns
Output Times											
t_{CO}	t_{CHQV}	K/$\overline{K}$ Clock Rise to Data Valid	–	0.45	–	0.45	–	0.45	–	0.45	ns
t_{DOH}	t_{CHQX}	Data Output Hold after Output K/$\overline{K}$ Clock Rise (Active to Active)	-0.45	–	-0.45	–	-0.45	–	-0.45	–	ns
t_{CCQO}	t_{CHCQV}	K/$\overline{K}$ Clock Rise to Echo Clock Valid	–	0.45	–	0.45	–	0.45	–	0.45	ns
t_{CQOH}	t_{CHCQX}	Echo Clock Hold after K/$\overline{K}$ Clock Rise	-0.45	–	-0.45	–	-0.45	–	-0.45	–	ns
t_{CQD}	t_{CQHQV}	Echo Clock High to Data Valid	–	0.15	–	0.15	–	0.15	–	0.20	ns
t_{CQDOH}	t_{CQHQX}	Echo Clock High to Data Invalid	-0.15	–	-0.15	–	-0.15	–	-0.20	–	ns
t_{CQH}	t_{CQHCQL}	Output Clock (CQ/$\overline{CQ}$) HIGH [25]	0.655	–	0.75	–	0.85	–	1.00	–	ns
$t_{CQH\overline{CQ}H}$	t_{CQHCQH}	CQ Clock Rise to $\overline{CQ}$ Clock Rise (rising edge to rising edge) [25]	0.655	–	0.75	–	0.85	–	1.00	–	ns
t_{CHZ}	t_{CHQZ}	Clock (K/$\overline{K}$) Rise to High Z (Active to High Z) [26, 27]	–	0.45	–	0.45	–	0.45	–	0.45	ns
t_{CLZ}	t_{CHQX1}	Clock (K/$\overline{K}$) Rise to Low Z [26, 27]	-0.45	–	-0.45	–	-0.45	–	-0.45	–	ns
t_{QVLD}	$t_{CQHQVLD}$	Echo Clock High to QVLD Valid [28]	-0.15	0.15	-0.15	0.15	-0.15	0.15	-0.20	0.20	ns
PLL Timing											
$t_{KC\ Var}$	$t_{KC\ Var}$	Clock Phase Jitter	–	0.15	–	0.15	–	0.15	–	0.20	ns
$t_{KC\ lock}$	$t_{KC\ lock}$	PLL Lock Time (K)	20	–	20	–	20	–	20	–	μs
$t_{KC\ Reset}$	$t_{KC\ Reset}$	K Static to PLL Reset [29]	30	–	30	–	30	–	30	–	ns

Notes
23. When a part with a maximum frequency above 400 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and outputs data with the output timings of that frequency range.
24. This part has an internal voltage regulator; t_{POWER} is the time that the power is supplied above V_{DD} min initially before a read or write operation can be initiated.
25. These parameters are extrapolated from the input timing parameters (t_{CYC}/2 - 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production.
26. t_{CHZ}, t_{CLZ} are specified with a load capacitance of 5 pF as in (b) of AC Test Loads and Waveforms. Transition is measured ±100 mV from steady-state voltage.
27. At any voltage and temperature t_{CHZ} is less than t_{CLZ} and t_{CHZ} less than t_{CO}.
28. t_{QVLD} specification is applicable for both rising and falling edges of QVLD signal.
29. Hold to >V_{IH} or <V_{IL}.

Switching Waveforms

Read/Write/Deselect Sequence

Figure 5. Waveform for 2.5 Cycle Read Latency[30, 31, 32]

DON'T CARE   UNDEFINED

Notes
30. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.
31. Outputs are disabled (High Z) one clock cycle after a NOP.
32. In this example, if address A4 = A3, then data Q40 = D30 and Q41 = D31. Write data is forwarded immediately as read results. This note applies to the whole diagram.

[+] Feedback

Ordering Information

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Table 2. Ordering Information

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
400	CY7C21701KV18-400BZXC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	Commercial

Package Diagram

Figure 6. 165-Ball FBGA (13 x 15 x 1.4 mm)

NOTES :
SOLDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD)
PACKAGE WEIGHT : 0.475g
JEDEC REFERENCE : MO-216 / ISSUE E
PACKAGE CODE : BB0AC

51-85180-*C

Document History Page

Document Title: CY7C21701KV18, 18-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) with ODT **Document Number: 001-57344**				
Rev.	**ECN**	**Orig. of Change**	**Submission Date**	**Description of Change**
**	2798874	VKN/AESA	11/04/09	New data sheet
*A	2888780	NJY	03/08/2010	Post to external web Updated package diagram Updated links in Sales, Solutions, and Legal Information

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive	
Clocks & Buffers	cypress.com/go/clocks	**PSoC Solutions**
Interface	cypress.com/go/interface	psoc.cypress.com/solutions
Lighting & Power Control	cypress.com/go/powerpsoc	PSoC 1 | PSoC 3 | PSoC 5
	cypress.com/go/plc	
Memory	cypress.com/go/memory	
Optical & Image Sensing	cypress.com/go/image	
PSoC	cypress.com/go/psoc	
Touch Sensing	cypress.com/go/touch	
USB Controllers	cypress.com/go/USB	
Wireless/RF	cypress.com/go/wireless	

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All product and company names mentioned in this document are the trademarks of their respective holders.