

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with  
Power Applied ..... -55°C to +125°C

Supply Voltage to Ground Potential  
(Pin 28 to Pin 14) ..... -0.5V to +7.0V

DC Voltage Applied to Outputs  
in High-Z State<sup>[1]</sup> ..... -0.5V to  $V_{CC} + 0.5V$

DC Input Voltage<sup>[1]</sup> ..... -0.5V to  $V_{CC} + 0.5V$

Output Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... > 2001V  
(per MIL-STD-883, Method 3015)

Latch-up Current ..... > 200 mA

## Operating Range

| Range      | Ambient Temperature <sup>[2]</sup> | $V_{CC}$ |
|------------|------------------------------------|----------|
| Commercial | 0°C to +70°C                       | 5V ± 10% |

## Electrical Characteristics Over the Operating Range<sup>[3]</sup>

| Parameter | Description                                 | Test Conditions   | -12   |                 | -15  |                 | -20  |                 | Unit |
|-----------|---|---|-------|-----------------|------|-----------------|------|-----------------|------|
|           |   |   | Min.  | Max.            | Min. | Max.            | Min. | Max.            |      |
| $V_{OH}$  | Output HIGH Voltage                         | $V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$  | 2.4   |                 | 2.4  |                 | 2.4  |                 | V    |
| $V_{OL}$  | Output LOW Voltage                          | $V_{CC} = \text{Min.}, I_{OL} = 8.0 \text{ mA}$   |       | 0.4             |      | 0.4             |      | 0.4             | V    |
| $V_{IH}$  | Input HIGH Voltage                          |   | 2.2   | $V_{CC} + 0.3V$ | 2.2  | $V_{CC} + 0.3V$ | 2.2  | $V_{CC} + 0.3V$ | V    |
| $V_{IL}$  | Input LOW Voltage                           |   | -0.5  | 0.8             | -0.5 | 0.8             | -0.5 | 0.8             | V    |
| $I_{IX}$  | Input Leakage Current                       | $GND \leq V_I \leq V_{CC}$  | -5    | +5              | -5   | +5              | -5   | +5              | μA   |
| $I_{OZ}$  | Output Leakage Current                      | $GND \leq V_O \leq V_{CC}$ , Output Disabled  | -5    | +5              | -5   | +5              | -5   | +5              | μA   |
| $I_{CC}$  | $V_{CC}$ Operating Supply Current           | $V_{CC} = \text{Max.}, I_{OUT} = 0 \text{ mA}, f = f_{MAX} = 1/t_{RC}$                                | Com'l | 160             |      | 155             |      | 150             | mA   |
|           |   |   | L     |                 |      | 90              |      |                 | mA   |
| $I_{SB1}$ | Automatic CE Power-down Current—TTL Inputs  | Max. $V_{CC}$ , $CE \geq V_{IH}$ , $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$ , $f = f_{MAX}$       | Com'l | 30              |      | 30              |      | 30              | mA   |
|           |   |   | L     |                 |      | 5               |      |                 | mA   |
| $I_{SB2}$ | Automatic CE Power-down Current—CMOS Inputs | Max. $V_{CC}$ , $CE \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$ , $f = 0$ | Com'l | 10              |      | 10              |      | 10              | mA   |
|           |   |   | L     |                 |      | 0.05            |      |                 | mA   |



### Notes:

- $V_{IL}(\text{min.}) = -2.0V$  for pulse durations of less than 20 ns.
- $T_A$  is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.

## Capacitance<sup>[4]</sup>

| Parameter | Description        | Test Conditions   | Max. | Unit |
|-----------|--------------------|---|------|------|
| $C_{IN}$  | Input Capacitance  | $T_A = 25^\circ\text{C}$ , $f = 1\text{ MHz}$ ,<br>$V_{CC} = 5.0\text{V}$ | 8    | pF   |
| $C_{OUT}$ | Output Capacitance |   | 8    | pF   |

## AC Test Loads and Waveforms<sup>[5]</sup>



Equivalent to: THÉVENIN EQUIVALENT


167Ω

OUTPUT — 1.73V

## Data Retention Characteristics Over the Operating Range (L-version only)

| Parameter       | Description                          | Conditions <sup>[6]</sup>  | Min. | Max. | Unit |
|-----------------|--------------------------------------|--|------|------|------|
| $V_{DR}$        | $V_{CC}$ for Data Retention          |  | 2.0  |      | V    |
| $I_{CCDR}$      | Data Retention Current               | $V_{CC} = V_{DR} = 2.0\text{V}$ ,<br>$CE \geq V_{CC} - 0.3\text{V}$ ,<br>$V_{IN} \geq V_{CC} - 0.3\text{V}$ or $V_{IN} \leq 0.3\text{V}$ |      | 10   | μA   |
| $t_{CDR}^{[4]}$ | Chip Deselect to Data Retention Time |  | 0    |      | ns   |
| $t_R^{[5]}$     | Operation Recovery Time              |  | 200  |      | μs   |

## Data Retention Waveform



### Notes:

- Tested initially and after any design or process changes that may affect these parameters.
- $t_R \leq 3\text{ ns}$  for the -12 and the -15 speeds.  $t_R \leq 5\text{ ns}$  for the -20 and slower speeds.
- No input may exceed  $V_{CC} + 0.5\text{V}$ .

**Switching Characteristics** Over the Operating Range <sup>[3,7]</sup>


| Parameter                       | Description   | -12  |      | -15  |      | -20  |      | Unit |
|---------------------------------|---|------|------|------|------|------|------|------|
|                                 |   | Min. | Max. | Min. | Max. | Min. | Max. |      |
| Read Cycle                      |   |      |      |      |      |      |      |      |
| t <sub>RC</sub>                 | Read Cycle Time   | 12   |      | 15   |      | 20   |      | ns   |
| t <sub>AA</sub>                 | Address to Data Valid                                   |      | 12   |      | 15   |      | 20   | ns   |
| t <sub>OHA</sub>                | Data Hold from Address Change                           | 3    |      | 3    |      | 3    |      | ns   |
| t <sub>ACE</sub>                | $\overline{\text{CE}}$ LOW to Data Valid                |      | 12   |      | 15   |      | 20   | ns   |
| t <sub>DOE</sub>                | $\overline{\text{OE}}$ LOW to Data Valid                |      | 5    |      | 7    |      | 9    | ns   |
| t <sub>LZOE</sub>               | $\overline{\text{OE}}$ LOW to Low-Z <sup>[8]</sup>      | 0    |      | 0    |      | 0    |      | ns   |
| t <sub>HZOE</sub>               | $\overline{\text{OE}}$ HIGH to High-Z <sup>[8, 9]</sup> |      | 5    |      | 7    |      | 9    | ns   |
| t <sub>LZCE</sub>               | $\overline{\text{CE}}$ LOW to Low-Z <sup>[8]</sup>      | 3    |      | 3    |      | 3    |      | ns   |
| t <sub>HZCE</sub>               | $\overline{\text{CE}}$ HIGH to High-Z <sup>[8, 9]</sup> |      | 5    |      | 7    |      | 9    | ns   |
| t <sub>PU</sub>                 | $\overline{\text{CE}}$ LOW to Power-up                  | 0    |      | 0    |      | 0    |      | ns   |
| t <sub>PD</sub>                 | $\overline{\text{CE}}$ HIGH to Power-down               |      | 12   |      | 15   |      | 20   | ns   |
| Write Cycle <sup>[10, 11]</sup> |   |      |      |      |      |      |      |      |
| t <sub>WC</sub>                 | Write Cycle Time  | 12   |      | 15   |      | 20   |      | ns   |
| t <sub>SCE</sub>                | $\overline{\text{CE}}$ LOW to Write End                 | 9    |      | 10   |      | 15   |      | ns   |
| t <sub>AW</sub>                 | Address Set-up to Write End                             | 9    |      | 10   |      | 15   |      | ns   |
| t <sub>HA</sub>                 | Address Hold from Write End                             | 0    |      | 0    |      | 0    |      | ns   |
| t <sub>SA</sub>                 | Address Set-up to Write Start                           | 0    |      | 0    |      | 0    |      | ns   |
| t <sub>PWE</sub>                | $\overline{\text{WE}}$ Pulse Width                      | 8    |      | 9    |      | 15   |      | ns   |
| t <sub>SD</sub>                 | Data Set-up to Write End                                | 8    |      | 9    |      | 10   |      | ns   |
| t <sub>HD</sub>                 | Data Hold from Write End                                | 0    |      | 0    |      | 0    |      | ns   |
| t <sub>HZWE</sub>               | $\overline{\text{WE}}$ LOW to High-Z <sup>[9]</sup>     |      | 7    |      | 7    |      | 10   | ns   |
| t <sub>LZWE</sub>               | $\overline{\text{WE}}$ HIGH to Low-Z <sup>[8]</sup>     | 3    |      | 3    |      | 3    |      | ns   |

**Notes:**


7. Test conditions assume signal transition time of 3 ns or less for -12 and -15 speeds and 5 ns or less for -20 and slower speeds, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
8. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
9.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
10. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
11. The minimum write cycle time for write cycle #3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .

## Switching Waveforms

### Read Cycle No. 1<sup>[12, 13]</sup>





### Read Cycle No. 2<sup>[13, 14]</sup>



#### Notes:


12. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
13.  $\overline{WE}$  is HIGH for read cycle.
14. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

**Switching Waveforms (continued)**
**Write Cycle No. 1 ( $\overline{WE}$  Controlled)<sup>[10, 15, 16]</sup>**

**Write Cycle No. 2 ( $\overline{CE}$  Controlled)<sup>[10, 15, 16]</sup>**

**Notes:**


15. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .  
 16. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

## Switching Waveforms (continued)


Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled  $\overline{\text{OE}}$  LOW)<sup>[11, 16]</sup>



## Typical DC and AC Characteristics



**Typical DC and AC Characteristics (continued)**



**Truth Table**


| <b>CE</b> | <b>WE</b> | <b>OE</b> | <b>Inputs/Outputs</b> | <b>Mode</b>               | <b>Power</b>         |
|-----------|-----------|-----------|-----------------------|---------------------------|----------------------|
| H         | X         | X         | High Z                | Deselect/Power-down       | Standby ( $I_{SB}$ ) |
| L         | H         | L         | Data Out              | Read                      | Active ( $I_{CC}$ )  |
| L         | L         | X         | Data In               | Write                     | Active ( $I_{CC}$ )  |
| L         | H         | H         | High Z                | Deselect, Output disabled | Active ( $I_{CC}$ )  |

**Ordering Information**

| <b>Speed<br/>(ns)</b> | <b>Ordering Code</b> | <b>Package<br/>Diagram</b> | <b>Package Type</b>                   | <b>Operating<br/>Range</b> |
|-----------------------|----------------------|----------------------------|---------------------------------------|----------------------------|
| 12                    | CY7C199-12ZXC        | 51-85071                   | 28-pin TSOP I (Pb-free)               | Commercial                 |
| 15                    | CY7C199-15ZXC        | 51-85071                   | 28-pin TSOP I (Pb-free)               | Commercial                 |
|                       | CY7C199L-15ZXC       |                            |                                       |                            |
| 20                    | CY7C199-20PXC        | 51-85014                   | 28-pin (300-Mil) Molded DIP (Pb-free) | Commercial                 |

## Package Diagrams


### 28-pin (300-Mil) PDIP (51-85014)



**Package Diagrams (continued)**

**28-pin TSOP Type 1 (8x13.4 mm) (51-85071)**

NOTE: ORIENTATION I.D. MAY BE LOCATED EITHER  
AS SHOWN IN OPTION 1 OR OPTION 2



All products and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

| Document Title: CY7C199 32K x 8 Static RAM<br>Document Number: 38-05160 |         |            |                 |  |
|---|---------|------------|-----------------|--|
| REV.  | ECN NO. | Issue Date | Orig. of Change | Description of Change  |
| **  | 109971  | 10/28/01   | SZV             | Change from Spec number: 38-00239 to 38-05160  |
| *A  | 121730  | 01/09/02   | DFP             | Updated Product Offering table   |
| *B  | 492500  | See ECN    | NXR             | Removed 8 ns, 10 ns, 25 ns , 35 ns, 45 ns speed bins<br>Removed 28-Lead (300-Mil) CerDIP, 28-Pin Rectangular Leadless Chip Carrier, 28-Lead Molded SOIC, 28-Lead Molded SOJ packages from product offering<br>Changed the description of $I_{IX}$ from Input Load Current to Input Leakage Current in DC Electrical Characteristics table<br>Removed $I_{OS}$ parameter from DC Electrical Characteristics Table<br>Updated Ordering Information Table |