

Contents

Product Portfolio	3
Pin Configurations	4
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Load and Waveforms	
Data Retention Characteristics	7
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	13
Ordering Code Definitions	
Package Diagrams	14
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	



Product Portfolio


								Power Di	ssipatior	ı	
Product	Range	V _{CC} Range (V)		Speed	peed Operating			ig I _{CC} (mA)		Standby I _{SB2}	
Flouder	Kange					f = 1 MHz		(ns) f = 1 MHz		f = 1	max
		Min	Тур [2]	Max		Тур [2]	Max	Тур [2]	Max	Тур [2]	Мах
CY62147EV30LL	Automotive-A	2.2	3.0	3.6	45 ns	2	2.5	15	20	1	7
	Automotive-E	2.2	3.0	3.6	55 ns	2	3	15	25	1	20

Note 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.



Pin Configurations

Figure 1. 48-Ball VFBGA Pinout (Single Chip Enable) ^[3, 4]






Figure 3. 44-Pin TSOP II Pinout ^[3]

A ₄	0	44		A_5
A3 🗆	2	43		A ₆
$A_2 \square$	3	42		A ₇
$A_1 \square$	4	41		OE
$A_0 \square$	5	40		BHE
CE	6	39		BLE
I/O₀□	7	38		I/O ₁₅
I/O₁□	8	37		I/O ₁₄
I/O ₂	9	36		I/O ₁₃
I/O ₃ □	10	35		I/O ₁₂
V _{CC} \Box	11	34		V_{SS}
V _{SS} ⊑	12	33		V_{CC}
I/O₄□	13	32		I/O ₁₁
	14	31		I/O ₁₀
I/O ₆ □	15	30		I/O ₉
I/O7	16	29	Ц	I/O ₈
WE L	17	28		NC
	18	27	Ц	A ₈
A ₁₆	19	26	H	A ₉
	20	25	Ц	A ₁₀
A ₁₄ _ A ₁₃ _	21	24	H.	A ₁₁
13	22	23	μ	A ₁₂

Notes

3. NC pins are not connected on the die.

4. Pins H1, G2, and H6 in the BGA package are address expansion pins for 8Mb, 16Mb, and 32Mb, respectively.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied–55 °C to + 125 °C
Supply voltage to ground potential0.3 V to + 3.9 V (V _{CCmax} + 0.3 V)
DC voltage applied to outputs in High Z state $^{[5,\ 6]}$ 0.3 V to 3.9 V (V $_{CCmax}$ + 0.3 V)

DC input voltage ^[5, 6] 0.3 V to 3.9 V (V _{CCmax} +	+ 0.3 V)
Output current into outputs (LOW)	. 20 mA
Static discharge voltage (MIL-STD-883, method 3015) >	•2001 V
Latch-up current>2	200 mA

Operating Range

Device	Range	Ambient Temperature	V_{CC} ^[7]
CY62147EV30LL	Automotive-A	–40 °C to +85 °C	
	Automotive-E	–40 °C to +125 °C	3.6 V

Electrical Characteristics

Over the Operating Range

Demonstern	Description	To at O an dition a	45 n	45 ns (Automotive-A)) 55 ns (Automotive-E)		
Parameter	Description	Test Conditions	Min	Typ ^[8]	Max	Min	Typ ^[8]	Max	Unit
V _{OH}	Output HIGH voltage	I _{OH} = –0.1 mA	2.0	-	-	2.0	-	_	V
		I _{OH} = −1.0 mA, V _{CC} ≥ 2.70 V	2.4	-	-	2.4	-	-	V
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA	-	-	0.4	-	-	0.4	V
		I _{OL} = 2.1 mA, V _{CC} = 2.70 V	-	-	0.4	-	-	0.4	V
V _{IH}	Input HIGH voltage	V _{CC} = 2.2 V to 2.7 V	1.8	-	V _{CC} + 0.3	1.8	-	V _{CC} + 0.3	V
		V _{CC} = 2.7 V to 3.6 V	2.2	-	V _{CC} + 0.3	2.2	-	V _{CC} + 0.3	V
V _{IL}	Input LOW voltage	V _{CC} = 2.2 V to 2.7 V	-0.3	-	0.6	-0.3	-	0.6	V
		V _{CC} = 2.7 V to 3.6 V		-	0.8	-0.3		0.8	V
I _{IX}	Input leakage current	$GND \leq V_1 \leq V_{CC}$	-1	-	+1	-4	-	+4	μA
I _{OZ}	Output leakage current	$GND \leq V_O \leq V_{CC}$, output disabled	I –1	-	+1	-4	-	+4	μA
I _{CC}	V _{CC} operating supply	$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CC(max)}$	-	15	20	-	15	25	mA
	current	f = 1 MHz I _{OUT} = 0 mA CMOS levels	-	2	2.5	-	2	3	
I _{SB1}	Automatic CE power-down current – CMOS inputs	$\label{eq:central_constraints} \begin{split} \overline{\text{CE}} &\geq V_{\text{CC}} - 0.2 \text{ V} \\ V_{\text{IN}} &\geq V_{\text{CC}} - 0.2 \text{ V}, \text{ V}_{\text{IN}} \leq 0.2 \text{ V}, \\ \text{f} &= \text{f}_{\text{max}} \text{ (address and data only)}, \\ \text{f} &= 0 \text{ (OE, BHE, BLE and WE)}, \\ V_{\text{CC}} &= 3.60 \text{ V} \end{split}$		1	7	_	1	20	μΑ
I _{SB2} ^[9]	Automatic CE power-down current – CMOS inputs		_	1	7	_	1	20	μA

- Notes
 5. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 6. V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 7. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 9. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance

For all packages.


Parameter ^[10]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[10]	Description	Test Conditions	VFBGA Package	TSOP II Package	Unit
Θ_{JA}		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	42.10	55.52	°C/W
Θ ^{JC}	Thermal resistance (junction to case)		23.45	16.03	°C/W

AC Test Load and Waveforms

Figure 4. AC Test Load and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Note 10. Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions		Min	Тур ^[11]	Max	Unit
V _{DR}	V _{CC} for data retention			1.5	-	-	V
I _{CCDR} ^[12]	Data retention current	<u>V_{CC}= 1.5 V,</u>	Automotive-A	_	0.8	7	μA
		$\label{eq:constraint} \begin{split} & \frac{V_{CC}}{CE} = 1.5 \text{ V}, \\ & CE \geq V_{CC} - 0.2 \text{ V}, \\ & V_{IN} \geq V_{CC} - 0.2 \text{ V} \text{ or } \\ & V_{IN} \leq 0.2 \text{ V} \end{split}$	Automotive-E	-	_	12	
t _{CDR} ^[13]	Chip deselect to data retention time			0	-	-	ns
t _R ^[14]	Operation recovery time		CY62147EV30LL-45	45	-	-	ns
			CY62147EV30LL-55	55	_	_	

Data Retention Waveform





- 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C. 12. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
- 13. Tested initially and after any design or process changes that may affect these parameters.
- 14. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min}) \geq 100 µs or stable at V_{CC(min}) \geq 100 µs. 15. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE₁ and <u>CE₂ such</u> that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH. 16. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics


Over the Operating Range

Parameter ^[17, 18]	Description	45 ns (Aut	45 ns (Automotive-A)			Unit
	Description	Min	Мах	Min	Max	Unit
Read Cycle		•				
t _{RC}	Read cycle time	45	-	55	-	ns
t _{AA}	Address to data valid	_	45	-	55	ns
t _{OHA}	Data hold from address change	10	-	10	-	ns
t _{ACE}	CE LOW to data valid	_	45	-	55	ns
t _{DOE}	OE LOW to data valid	_	22	-	25	ns
t _{LZOE}	OE LOW to Low Z ^[19]	5	_	5	_	ns
t _{HZOE}	OE HIGH to High Z ^[19, 20]	_	18	_	20	ns
t _{LZCE}	CE LOW to Low Z ^[19]	10	_	10	_	ns
t _{HZCE}	CE HIGH to High Z ^[19, 20]	_	18	_	20	ns
t _{PU}	CE LOW to power-up	0	_	0	_	ns
t _{PD}	CE HIGH to power-down	_	45	-	55	ns
t _{DBE}	BLE/BHE LOW to data valid	_	45	-	55	ns
t _{LZBE}	BLE/BHE LOW to Low Z ^[19]	10	_	10	-	ns
t _{HZBE}	BLE/BHE HIGH to High Z ^[19, 20]	_	18	-	20	ns
Write Cycle [21]			1			
t _{WC}	Write cycle time	45	_	55	_	ns
t _{SCE}	CE LOW to write end	35	_	40	_	ns
t _{AW}	Address setup to write end	35	_	40	_	ns
t _{HA}	Address hold from write end	0	_	0	-	ns
t _{SA}	Address setup to write start	0	_	0	_	ns
t _{PWE}	WE pulse width	35	_	40	_	ns
t _{BW}	BLE/BHE LOW to write end	35	_	40	-	ns
t _{SD}	Data setup to write end	25	_	25	_	ns
t _{HD}	Data hold from write end	0	_	0		ns
t _{HZWE}	WE LOW to High Z ^[19, 20]	_	18	_	20	ns
t _{LZWE}	WE HIGH to Low Z ^[19]	10	_	10	-	ns

- 17. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified <u>I_{OI}/I_{OH} as shown</u> in the Figure 4 on page 6.
 18. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.
 19. At any temperature and voltage condition, t_{HZCE} is less than t_{LZEE}, t_{HZBE} is less than t_{LZEE}, t_{HZCE} is less than t_{LZWE} for any device.
 20. t_{HZCE}, t_{HZEE}, and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
 21. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE, or both = V_{IL}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms






Figure 7. Read Cycle No. 2: DE Controlled ^[23, 24, 25]

- Notes
 22. The device is continuously selected. OE, CE = V_{IL}, BHE, BLE, or both = V_{IL}.
 23. WE is HIGH for read cycle.
 24. BGA packaged device is offered in single CE and dual CE options. In this datasheet for a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH. CE is LOW. For all other cases CE is HIGH.
 25. Address valid before or similar to CE and BHE, BLE transition LOW.



Switching Waveforms (continued)





Figure 9. Write Cycle No. 2: CE Controlled ^[26, 27, 28, 29]



Notes

26. BGA packaged device is <u>offered</u> in single CE and dual CE options. In this datasheet, for <u>a dual</u> CE device, \overline{CE} refers to the internal logical combination of \overline{CE}_1 and CE_2 such that when CE_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW. For all other cases \overline{CE} is HIGH. 27. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} , or both = V_{IL} . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

28. Data I/O is high impedance if $\overline{OE} = V_{|H|}$. 29. If \overline{CE} goes HIGH simultaneously with WE = $V_{|H|}$, the output remains in a high impedance state.

30. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)





Figure 10. Write Cycle No. 3: WE Controlled, OE LOW [31, 32]

Figure 11. Write Cycle No. 4: BHE/BLE Controlled, OE LOW [31, 32]



- 31. BGA packaged device is offered in single CE and dual CE options. In this datasheet, for a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH.
 32. If CE goes HIGH simultaneously with WE = V_{IH}, the output remains in a high-impedance state.
 33. During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE ^[34, 35]	WE	OE	BHE	BLE	I/Os	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/power-down	Standby (I _{SB})
L	Х	Х	Н	Н	High Z	Deselect/power-down	Standby (I _{SB})
L	Н	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	L	Н	High Z	Output disabled	Active (I _{CC})
L	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data in (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})

 ^{34.} BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH.
 35. For the Dual Chip Enable device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH.
 35. For the Dual Chip Enable device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH. TE is LOW. For all other cases CE is HIGH.
 35. For the Dual Chip Enable device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH. TE is LOW. For all other cases CE is HIGH. Intermediate voltage levels is not permitted on any of the Chip Enable pins (CE for the Single Chip Enable device; CE₁ and CE₂ for the Dual Chip Enable device).




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62147EV30LL-45ZSXA	51-85087	44-pin TSOP II (Pb-free)	Automotive-A

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions






Package Diagrams

Figure 12. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150






NOTE:


PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H



Package Diagrams (continued)







Acronyms

Acronym	Description		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
SRAM	Static Random Access Memory		
VFBGA	Very Fine-Pitch Ball Grid Array		
TSOP	Thin Small Outline Package		

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μA	microampere		
mA	milliampere		
ns	nanosecond		
Ω	ohm		
pF	picofarad		
V	volt		
W	watt		



Document History Page

Document Title: CY62147EV30 MoBL [®] Automotive, 4-Mbit (256K × 16) Static RAM Document Number: 001-66256				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3123973	RAME	01/31/2011	Created new datasheet for Automotive parts from document number 38-05440 Rev. *I
*A	3937956	MEMJ	03/19/2013	Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *H. spec 51-85087 – Changed revision from *C to *E. Completing Sunset Review.
*В	4725832	PSR	04/15/2015	Updated Functional Description: Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines." at the end. Added "For a complete list of related resources, click here." at the end. Updated to new template.
*C	5221444	VINI	04/14/2016	Updated Thermal Resistance: Updated details in "Test Conditions" column and updated all values in "VFBGA Package" and "TSOP II Package" columns corresponding to Θ_{JA} and Θ_{JC} parameters. Updated to new template. Completing Sunset Review.
*D	6049466	VINI	01/29/2018	Updated Ordering Information: Updated part numbers. Removed Note "This BGA package is offered with single chip enable." and its reference. Removed Note "This BGA package is offered with dual chip enable." and its reference. Updated Ordering Code Definitions. Updated to new template. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotivecypress.com/automotiveClocks & Bufferscypress.com/clocksInterfacecypress.com/interfaceInternet of Thingscypress.com/interfaceMemorycypress.com/memoryMicrocontrollerscypress.com/memoryPSoCcypress.com/psocPower Management ICscypress.com/pmicTouch Sensingcypress.com/touchUSB Controllerscypress.com/usb	Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Interfacecypress.com/interfaceInternet of Thingscypress.com/iotMemorycypress.com/memoryMicrocontrollerscypress.com/memoryPSoCcypress.com/psocPower Management ICscypress.com/psocTouch Sensingcypress.com/touchUSB Controllerscypress.com/usb	Automotive	cypress.com/automotive
Internet of Thingscypress.com/iotInternet of Thingscypress.com/iotMemorycypress.com/memoryMicrocontrollerscypress.com/mcuPSoCcypress.com/psocPower Management ICscypress.com/pmicTouch Sensingcypress.com/touchUSB Controllerscypress.com/usb	Clocks & Buffers	cypress.com/clocks
Memorycypress.com/memoryMicrocontrollerscypress.com/mcuPSoCcypress.com/psocPower Management ICscypress.com/pmicTouch Sensingcypress.com/touchUSB Controllerscypress.com/usb	Interface	cypress.com/interface
Microcontrollerscypress.com/mcuPSoCcypress.com/psocPower Management ICscypress.com/pmicTouch Sensingcypress.com/touchUSB Controllerscypress.com/usb	Internet of Things	cypress.com/iot
PSoCcypress.com/psocPower Management ICscypress.com/pmicTouch Sensingcypress.com/touchUSB Controllerscypress.com/usb	Memory	cypress.com/memory
Power Management ICscypress.com/pmicTouch Sensingcypress.com/touchUSB Controllerscypress.com/usb	Microcontrollers	cypress.com/mcu
Touch Sensingcypress.com/touchUSB Controllerscypress.com/usb	PSoC	cypress.com/psoc
USB Controllers cypress.com/usb	Power Management ICs	cypress.com/pmic
	Touch Sensing	cypress.com/touch
Wireless Connectivity	USB Controllers	cypress.com/usb
wheless connectivity cypress.com/wheless	Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2011-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-66256 Rev. *D

Revised January 29, 2018

Page 18 of 18

MoBL is a registered trademark, and More Battery Life is a trademark of Cypress Semiconductor Corporation.