
# ATA6562/3

# ATA6562/ATA6563 Family Members

Device	VIO Pin	NSIL	Grade 0	Grade 1	VDFN8	SOIC8	Description
ATA6562-GAQW0		Х	Х			Х	Standby mode and Silent mode
ATA6562-GAQW1		Х		Х		Х	Standby mode and Silent mode
ATA6562-GBQW0		Х	Х		Х		Standby mode and Silent mode
ATA6562-GBQW1		Х		Х	Х		Standby mode and Silent mode
ATA6563-GAQW0	Х		Х			Х	Standby mode, VIO - pin for compatibility with 3.3V and 5V microcontroller
ATA6563-GAQW1	Х			Х		Х	Standby mode, VIO - pin for compatibility with 3.3V and 5V microcontroller
ATA6563-GBQW0	Х		Х		Х		Standby mode, VIO-pin for compatibility with 3.3V and 5V microcontroller
ATA6563-GBQW1	Х			Х	Х		Standby mode, VIO - pin for compatibility with 3.3V and 5V microcontroller

**Note:** For ordering information, see the Product Identification System section.

# **Functional Block Diagram**



ATA6562: NSIL (the VIO line and the VCC line are internally connected)

2. HSC: High-speed comparator3. WUC: Wake-up comparator

### 1.0 FUNCTIONAL DESCRIPTION

The ATA6562/ATA6563 is a stand-alone dual high-speed CAN transceiver compliant with the ISO 11898-2, ISO 11898-2: 2016, ISO 11898-5 and SAE J2962-2 CAN standards. It provides a very low current consumption in Standby mode and wake-up capability via the CAN bus. There are two versions available, only differing in the function of pin 5:

 ATA6562: The pin 5 is the control input for Silent mode NSIL, allowing the ATA6562 to only receive data but not send data via the bus. The output driver stage is disabled. The VIO line and the VCC line are internally connected, this sets the signal levels of the TXD, RXD, STBY, and NSIL pins to levels compatible with 5V microcontrollers.  ATA6563: The pin 5 is the VIO pin and should be connected to the microcontroller supply voltage. This allows direct interfacing to microcontrollers with supply voltages down to 3V and adjusts the signal levels of the TXD, RXD, and STBY pins to the I/O levels of the microcontroller. The I/O ports are supplied by the VIO pin.

## 1.1 Operating Modes

Each of the transceivers supports three operating modes: Unpowered, Standby and Normal. The ATA6562 additionally has the Silent mode. These modes can be selected via the STBY and NSIL pin. See Figure 1-1 and Table 1-1 for a description of the operating modes.






TABLE 1-1: OPERATING MODES

Mode		Inputs	Outputs		
Wiode	STBY	NSIL	PIN TXD	CAN Driver	Pin RXD
Unpowered	X <sup>(3)</sup>	X <sup>(3)</sup>	X <sup>(3)</sup>	Recessive	Recessive
Standby	HIGH	X <sup>(3)</sup>	X <sup>(3)</sup>	Recessive	Active <sup>(4)</sup>
Silent (only for ATA6562)	LOW	LOW	X <sup>(3)</sup>	Recessive	Active <sup>(1)</sup>
Normal	LOW	HIGH <sup>(2)</sup>	LOW	Dominant	LOW
	LOW	HIGH <sup>(2)</sup>	HIGH	Recessive	HIGH

- Note 1: LOW if the CAN bus is dominant, HIGH if the CAN bus is recessive.
  - 2: Internally pulled up if not bonded out.
  - 3: Irrelevant
  - 4: Reflects the bus only for wake-up

#### 1.1.1 NORMAL MODE

A low level on the STBY pin together with a high level on pin TXD selects the Normal mode. In this mode the transceiver is able to transmit and receive data via the CANH and CANL bus lines (see Functional Block Diagram). The output driver stage is active and drives data from the TXD input to the CAN bus. The high-speed comparator (HSC) converts the analog

data on the bus lines into digital data which is output to pin RXD. The bus biasing is set to  $V_{VCC}/2$  and the undervoltage monitoring of VCC is active.

The slope of the output signals on the bus lines is controlled and optimized in a way that guarantees the lowest possible electromagnetic emission (EME).

To switch the device in normal operating mode, set the STBY pin to low and the TXD pin to high (see Table 1-1 and Figure 1-2). The STBY pin provides a pull-up resistor to VIO, thus ensuring a defined level if the pin is open.

Please note that the device cannot enter Normal mode as long as TXD is at ground level.

The switching into Normal mode is depicted in the following two figures.

FIGURE 1-2: SWITCHING FROM STANDBY MODE TO NORMAL MODE (NSIL = HIGH)





FIGURE 1-3: SWITCHING FROM SILENT MODE TO NORMAL MODE



# 1.1.2 SILENT MODE (ONLY WITH THE ATA6562)

A low level on the NSIL pin (available on pin 5) and on the STBY pin selects Silent mode. This receive-only mode can be used to test the connection of the bus medium. In Silent mode the ATA6562 can still receive data from the bus, but the transmitter is disabled and therefore no data can be sent to the CAN bus. The bus pins are released to recessive state. All other IC

functions, including the high-speed comparator (HSC), continue to operate as they do in Normal mode. Silent mode can be used to prevent a faulty CAN controller from disrupting all network communications.

#### 1.1.3 STANDBY MODE

A high level on the STBY pin selects Standby mode. In this mode the transceiver is not able to transmit or correctly receive data via the bus lines. The transmitter and the high-speed comparator (HSC) are switched off to reduce current consumption.

For ATA6562 only: In the event the NSIL input pin is set to low in Standby mode, the internal pull-up resistor causes an additional quiescent current from VIO to GND. Microchip recommends setting the NSIL pin to high in Standby mode.

#### 1.1.3.1 Remote Wake-up via the CAN Bus


In Standby mode the bus lines are biased to ground to reduce current consumption to a minimum. The ATA6562/ATA6563 monitors the bus lines for a valid

wake-up pattern as specified in the ISO 11898-2: 2016. This filtering helps to avoid spurious wake-up events, which would be triggered by scenarios such as a dominant clamped bus or by a dominant phase due to noise, spikes on the bus, automotive transients or EMI.

The wake-up pattern consists of at least two consecutive dominant bus levels for a duration of at least  $t_{\text{Filter}}$ , each separated by a recessive bus level with a duration of at least  $t_{\text{Filter}}$ . Dominant or recessive bus levels shorter than  $t_{\text{Filter}}$  are always being ignored. The complete dominant-recessive-dominant pattern as shown in Figure 1-4, must be received within the bus wake-up time-out time  $t_{\text{Wake}}$  to be recognized as a valid wake-up pattern. Otherwise, the internal wake-up logic is reset and then the complete wake-up pattern must be retransmitted to trigger a wake-up event. Pin RXD remains at high level until a valid wake-up event has been detected.

During Normal mode, at a VCC undervoltage condition or when the complete wake-up pattern is not received within t<sub>Wake</sub>, no wake-up is signalled at the RXD pin.

FIGURE 1-4: TIMING OF THE BUS WAKE-UP PATTERN (WUP) IN STANDBY MODE



When a valid CAN wake-up pattern is detected on the bus, the RXD pin switches to low to signal a wake-up request. A transition to Normal mode is not triggered until the STBY pin is forced back to low by the microcontroller.

## 1.2 Fail-safe Features

# 1.2.1 TXD DOMINANT TIME-OUT FUNCTION

A TXD dominant time-out timer is started when the TXD pin is set to low. If the low state on the TXD pin persists for longer than  $t_{to(dom)TXD}$ , the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software

application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when the TXD pin is set to high. If the low state on the TXD pin was longer than  $t_{to(dom)TXD}$ , then the TXD pin has to be set to high longer 4  $\mu$ s in order to reset the TXD dominant time-out timer.

# 1.2.2 INTERNAL PULL-UP STRUCTURE AT THE TXD AND STBY INPUT PINS

The TXD and STBY pins have an internal pull-up to VIO. This ensures a safe, defined state in case one or both pins are left floating. Pull-up currents flow in these

pins in all states, meaning all pins should be in high state during Standby mode to minimize the current consumption.

# 1.2.3 UNDERVOLTAGE DETECTION ON PIN VCC

If  $V_{VCC}$  or  $V_{VIO}$  drops below its undervoltage detection levels ( $V_{uvd(VCC)}$  and  $V_{uvd(VIO)}$ )(see Section 2.0, Electrical Characteristics), the transceiver switches off and disengages from the bus until  $V_{VCC}$  and  $V_{VIO}$  has recovered. The low-power wake-up comparator is only switched off during a VCC and VIO undervoltage. The logic state of the STBY pin is ignored until the  $V_{VCC}$  voltage or  $V_{VIO}$  voltage has recovered.

# 1.2.4 BUS WAKE UP ONLY AT DEDICATED WAKE-UP PATTERN


Due to the implementation of the wake-up filtering the ATA6562/ATA6563 does not wake-up when the bus is in a long dominant phase, it only wakes up at a dedicated wake-up pattern as specified in the ISO 11898-2: 2016. This means for a valid wake-up at least

two consecutive dominant bus levels for a duration of at least  $t_{\rm Filter}$ , each separated by a recessive bus level with a duration of at least  $t_{\rm Filter}$  must be received via the bus. Dominant or recessive bus levels shorter than  $t_{\rm Filter}$  are always being ignored. The complete dominant-recessive-dominant pattern as shown in Figure 1-4, must be received within the bus wake-up time-out time  $t_{\rm Wake}$  to be recognized as a valid wake-up pattern. This filtering leads to a higher robustness against EMI and transients and reduces therefore the risk of an unwanted bus wake- up significantly.

# 1.2.5 OVERTEMPERATURE PROTECTION

The output drivers are protected against overtemperature conditions. If the junction temperature exceeds the shutdown junction temperature,  $T_{Jsd}$ , the output drivers are disabled until the junction temperature drops below  $T_{Jsd}$  and pin TXD is at high level again. The TXD condition ensures that output driver oscillations due to temperature drift are avoided.





# 1.2.6 SHORT-CIRCUIT PROTECTION OF THE BUS PINS

The CANH and CANL bus outputs are short-circuit protected, either against GND or a positive supply voltage. A current-limiting circuit protects the transceiver against damage. If the device is heating up


due to a continuous short on CANH or CANL, the internal overtemperature protection switches the bus transmitter off.

#### 1.2.7 RXD RECESSIVE CLAMPING

This fail-safe feature prevents the controller from sending data on the bus if its RXD is clamped to HIGH (e.g., recessive). That is, if the RXD pin cannot signalize a dominant bus condition because it is e.g, shorted to VCC, the transmitter within ATA6562/ATA6563 is disabled to avoid possible data collisions on the bus. In Normal and Silent mode (only ATA6562), the device permanently compares the state

of the high-speed comparator (HSC) with the state of the RXD pin. If the HSC indicates a dominant bus state for more than  $t_{RC\_det}$  without the RXD pin doing the same, a recessive clamping situation is detected and the transceiver is forced into Silent mode. This Fail-safe mode is released by either entering Standby or Unpowered mode or if the RXD pin is showing a dominant (e.g., low) level again.

FIGURE 1-6: RXD RECESSIVE CLAMPING DETECTION



## 1.3 Pin Description


The descriptions of the pins are listed in Table 1-2.

TABLE 1-2: PIN FUNCTION TABLE


ATA	6562	ATA	6563	Pin Name	Deparintion				
SOIC8	VDFN8	SOIC8	VDFN8	Pin Name	Description				
1	1	1	1	TXD	Transmit data input				
2	2	2	2	GND	Ground1 supply				
3	3	3	3	VCC	Supply voltage				
4	4	4	4	RXD	Receive data output; reads out data from the bus lines				
_	_	5	5	VIO	Supply voltage for I/O level adapter				
5	5	_	_	NSIL	Silent mode control input (low active);				
6	6	6	6	CANL	Low-level CAN bus line				
7	7	7	7	CANH	High-level CAN bus line				
8	8	8	8	STBY	Standby mode control input				
	9		9	EP	Exposed Thermal Pad: Heat slug, internally connected to the GND pin.				

# 1.4 Typical Application

# **Typical Application ATA6562**



# **Typical Application ATA6563**



## 2.0 ELECTRICAL CHARACTERISTICS

# Absolute Maximum Ratings (†)

DC Voltage at CANH, CANL (V <sub>CANH</sub> , V <sub>CANL</sub> )	27 to +42V
Transient Voltage at CANH, CANL (according to ISO 7637 part 2) (V <sub>CANH</sub> , V <sub>CANL</sub> )	-150 to +100V
Max. differential bus voltage (V <sub>Diff</sub> )	5 to +18V
DC voltage on all other pins (V <sub>X</sub> )	0.3 to +5.5V
ESD according to IBEE CAN EMC - Test specification following IEC 61000-4-2 — Pin CANH, CANL	±8 kV
ESD (HBM following STM5.1 with 1.5 k $\Omega$ /100 pF) - Pins CANH, CANL to GND	±6 kV
Component Level ESD (HBM according to ANSI/ESD STM5.1, JESD22-A114, AEC-Q100 (002)	±4 kV
CDM ESD STM 5.3.1	±750V
ESD machine model AEC-Q100-RevF(003)	±200V
Virtual Junction Temperature (T <sub>vJ</sub> )	-40 to +175°C
Storage Temperature Range (T <sub>stg</sub> )55	5°C to +150°C

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### TABLE 2-1: ELECTRICAL CHARACTERISTICS

Electrical Specifications: The values below are valid for each of the two identical integrated CAN transceivers.

Grade 1:  $T_{amb}$  = -40°C to +125°C and Grade 0:  $T_{amb}$  = -40°C to +150°C;  $T_{vJ} \le 170$ °C;  $V_{VCC}$  = 4.5V to 5.5V;  $R_L$  = 60 $\Omega$ ,  $C_L$  = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
Supply, Pin VCC	Supply, Pin VCC									
Supply Voltage	V <sub>VCC</sub>	4.5	_	5.5	V					
Supply Current in Silent Mode	I <sub>VCC_sil</sub>	1.9	2.5	3.2	mA	Silent mode, V <sub>TXD</sub> = V <sub>VIO</sub>				
Supply Current in Normal	I <sub>VCC_rec</sub>	2	_	5	mA	recessive, V <sub>TXD</sub> = V <sub>VIO</sub>				
Mode	I <sub>VCC_dom</sub>	30	50	70	mA	dominant, V <sub>TXD</sub> = 0V				
	I <sub>VCC_short</sub>	_	_	85	mA	short between CANH and CANL(Note 1)				
Supply Current in Standby Mode	I <sub>VCC_STBY</sub>	l		12	μA	VCC = VIO, V <sub>TXD</sub> = V <sub>NSIL</sub> = V <sub>VIO</sub>				
	I <sub>VCC_STBY</sub>	_	7	_	μA	T <sub>a</sub> = 25°C ( <b>Note 3</b> )				
Undervoltage Detection Threshold on Pin VCC	V <sub>uvd(VCC)</sub>	2.75	_	4.5	V					
I/O Level Adapter Supply, Pin	VIO (only with t	he ATA6563)								
Supply voltage on pin VIO	V <sub>VIO</sub>	2.8	_	5.5	V					
Supply current on pin VIO	I <sub>VIO_rec</sub>	10	80	250	μA	Normal and Silent mode recessive, V <sub>TXD</sub> = V <sub>VIO</sub>				
	I <sub>VIO_dom</sub>	50	350	500	μA	Normal and Silent mode dominant, V <sub>TXD</sub> = 0V				
	I <sub>VIO_STBY</sub>	_	_	1	μA	Standby mode				

Note 1: 100% correlation tested

2: Characterized on samples

TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** The values below are valid for each of the two identical integrated CAN transceivers. Grade 1:  $T_{amb}$  = -40°C to +125°C and Grade 0:  $T_{amb}$  = -40°C to +150°C;  $T_{vJ} \le 170$ °C;  $V_{vCC}$  = 4.5V to 5.5V;  $R_L$  = 60 $\Omega$ ,  $C_L$  = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
Undervoltage detection threshold on pin VIO	V <sub>uvd(VIO)</sub>	1.3	_	2.7	V					
Mode Control Input, Pin NSIL and STBY										
High-level Input Voltage	V <sub>IH</sub>	0.7×V <sub>VIO</sub>	_	V <sub>VIO</sub> +0.3	V					
Low-level Input Voltage	V <sub>IL</sub>	-0.3	_	0.3×V <sub>VIO</sub>	V					
Pull- up Resistor to VCC	$R_{pu}$	75	125	175	kΩ	V <sub>STBY</sub> = 0V, V <sub>NSIL</sub> = 0V				
High-level Leakage Current	IL	-2	_	+2	μA	V <sub>STBY</sub> = V <sub>VIO</sub> , V <sub>NSIL</sub> = V <sub>VIO</sub>				
CAN Transmit Data Input, Pin	TXD									
High-level Input Voltage	$V_{IH}$	0.7×V <sub>VIO</sub>	_	V <sub>VIO</sub> +0.3	V					
Low-level Input Voltage	$V_{IL}$	-0.3	_	0.3×V <sub>VIO</sub>	V					
Pull-up Resistor to VCC	R <sub>TXD</sub>	20	35	50	kΩ	V <sub>TXD</sub> = 0V				
High-level Leakage Current	I <sub>TXD</sub>	-2	_	+2	μA	Normal mode, V <sub>TXD</sub> = V <sub>VIO</sub>				
Input Capacitance	C <sub>TXD</sub>	_	5	10	pF	Note 3				
CAN Receive Data Output, Pir										
High-level Output Current	I <sub>OH</sub>	-8	_	-1	mA	Normal mode, $V_{RXD} = V_{VIO} - 0.4V$ , $V_{VIO} = V_{VCC}$				
Low-level Output Current, Bus Dominant	I <sub>OL</sub>	2	_	12	mA	Normal mode, V <sub>RXD</sub> = 0.4V, bus dominant				
Bus Lines, Pins CANH and CA	NL									
Single Ended Dominant Output Voltage	$V_{O(dom)}$	2.75	3.5	4.5	V	$V_{TXD}$ = 0V, t < t <sub>to(dom)TXD</sub> $R_L$ = 50 $\Omega$ to 65 $\Omega$ pin CANH (Note 1)				
		0.5	1.5	2.25	V	$V_{TXD}$ = 0V, t < t <sub>to(dom)TXD</sub> $R_L$ = 50 $\Omega$ to 65 $\Omega$ pin CANL ( <b>Note 1</b> )				
Transmitter Voltage Symmetry	$V_{Sym}$	0.9	1.0	1.1		$V_{Sym} = (V_{CANH} + V_{CANL}) / V_{VCC},$ Split Termination, $R_L = 2 \times 30\Omega,$ $C_{Split} = 4.7 \text{ nF} (Note 3)$				
Bus Differential Output Voltage	$V_{Diff}$	1.5	_	3	V	$V_{TXD}$ = 0V, t < t <sub>to(dom)TXD</sub> R <sub>L</sub> = 45 $\Omega$ to 65 $\Omega$				
		1.5	_	3.3	V	$R_L = 70\Omega \text{ (Note 3)}$				
		1.5		5	V	R <sub>L</sub> = 2240Ω ( <b>Note 3</b> )				
		<b>–</b> 50	_	+50	mV	Normal and Silent mode: $V_{VCC}$ = 4.75V to 5.25V $V_{TXD}$ = $V_{VIO}$ , recessive, no load				
		-200	_	+200	mV	Standby mode: V <sub>VCC</sub> = 4.75V to 5.25V V <sub>TXD</sub> = V <sub>VIO</sub> , recessive, no load				
Single Ended Recessive Output Voltage	V <sub>O(rec)</sub>	2	0.5* V <sub>VCC</sub>	3	V	Normal and Silent mode, V <sub>TXD</sub> = V <sub>VIO</sub> , no load				
	V <sub>O(rec)</sub>	-0.1	_	+0.1	V	Standby mode, V <sub>TXD</sub> = V <sub>VIO</sub> , no load				

Note 1: 100% correlation tested

2: Characterized on samples

# ATA6562/3

TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** The values below are valid for each of the two identical integrated CAN transceivers. Grade 1:  $T_{amb}$  = -40°C to +125°C and Grade 0:  $T_{amb}$  = -40°C to +150°C;  $T_{vJ}$   $\leq$  170°C;  $V_{VCC}$  = 4.5V to 5.5V;  $R_L$  = 60 $\Omega$ ,  $C_L$  = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Differential Receiver Threshold Voltage	V <sub>th(RX)dif</sub>	0.5	0.7	0.9	V	Normal and Silent mode (HSC), V <sub>cm(CAN)</sub> = -27V to +27V
	$V_{th(RX)dif}$	0.4	0.7	1.1	V	Standby mode (WUC), V <sub>cm(CAN)</sub> = -27V to +27V(Note 1)
Differential Receiver Hysteresis Voltage	$V_{hys(RX)dif}$	50	120	200	mV	Normal and Silent mode (HSC), $V_{cm(CAN)} = -27V$ to +27V (Note 1)
Dominant Output Current	I <sub>IO(dom)</sub>	<b>–</b> 75		<del>-</del> 35	mA	$V_{TXD}$ = 0V, t < t <sub>to(dom)TXD</sub> , $V_{VCC}$ = 5V pin CANH, $V_{CANH}$ = -5V
		35	_	75	mA	$V_{TXD}$ = 0V, t < t <sub>to(dom)TXD</sub> , $V_{VCC}$ = 5V pin CANL, $V_{CANL}$ = +40V
Recessive Output Current	I <sub>IO(rec)</sub>	<b>-</b> 5		+5	mA	Normal and Silent mode, $V_{TXD} = V_{VIO}$ , no load, $V_{CANH} = V_{CANL} = -27V$ to +32V
Leakage Current	I <sub>IO(leak)</sub>	<b>–</b> 5	0	+5	μA	$V_{VCC} = V_{VIO} = 0V,$ $V_{CANH} = V_{CANL} = 5V$
	I <sub>IO(leak)</sub>	<b>–</b> 5	0	+5	μА	VCC = VIO connected to GND with R = $47k\Omega$ V <sub>CANH</sub> = V <sub>CANL</sub> = $5V(Note 3)$
Input Resistance	R <sub>i</sub>	9	15	28	kΩ	V <sub>CANH</sub> = V <sub>CANL</sub> = 4V
	R <sub>i</sub>	9	15	28	kΩ	$-2V \le V_{CANH} \le +7V,$ $-2V \le V_{CANL} \le +7V(Note 3)$
Input Resistance Deviation	$\Delta R_i$	<b>–1</b>	0	+1	%	Between CANH and CANL V <sub>CANH</sub> = V <sub>CANL</sub> = 4V ( <b>Note 1</b> )
	ΔR <sub>i</sub>	-1	0	+1	%	Between CANH and CANL $-2V \le V_{CANH} \le +7V$ , $-2V \le V_{CANL} \le +7V$ (Note 3)
Differential Input Resistance	R <sub>i(dif)</sub>	18	30	56	kΩ	V <sub>CANH</sub> = V <sub>CANL</sub> = 4V (Note 1)
	R <sub>i(dif)</sub>	18	30	56	kΩ	$-2V \le V_{CANH} \le +7V$ , $-2V \le V_{CANL} \le +7V$ (Note 3)
Common-mode Input Capacitance	$C_{i(cm)}$		_	20	pF	f = 500 kHz, CANH and CANL referred to GND (Note 3)
Differential Input Capacitance	C <sub>i(dif)</sub>	_		10	pF	f = 500kHz, between CANH and CANL ( <b>Note 3</b> )
Differential Bus Voltage Range for RECESSIVE State Detection	V <sub>Diff_rec</sub>	-3	_	+0.5	V	Normal and Silent mode (HSC) $-27V \le V_{CANH} \le +27V$ , $-27V \le V_{CANL} \le +27V$ (Note 3)
	V <sub>Diff_rec</sub>	-3		+0.4	V	Standby mode (WUC) $-27V \le V_{CANH} \le +27V$ , $-27V \le V_{CANL} \le +27V($ Note 3)

Note 1: 100% correlation tested

2: Characterized on samples

TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** The values below are valid for each of the two identical integrated CAN transceivers. Grade 1:  $T_{amb}$  = -40°C to +125°C and Grade 0:  $T_{amb}$  = -40°C to +150°C;  $T_{vJ}$  ≤ 170°C;  $V_{vCC}$  = 4.5V to 5.5V;  $R_L$  = 60Ω,  $C_L$  = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Differential Bus Voltage Range for DOMINANT State Detection	$V_{Diff\_dom}$	0.9	_	8.0	V	Normal and Silent mode (HSC) $-27V \le V_{CANH} \le +27V$ , $-27V \le V_{CANL} \le +27V$ (Note 3)		
	$V_{Diff\_dom}$	1.15	_	8.0	V	Standby mode (WUC) $-27V \le V_{CANH} \le +27V$ , $-27V \le V_{CANL} \le +27V$ (Note 3)		
Transceiver Timing, Pins CANH, CANL, TXD, and RXD, see Figure 2-1 and Figure 2-3								
Delay Time from TXD to Bus Dominant	t <sub>d</sub> (TXD-busdom)	40	_	130	ns	Normal mode (Note 2)		
Delay Time from TXD to Bus Recessive	t <sub>d(TXD-busrec)</sub>	40	_	130	ns	Normal mode (Note 2)		
Delay Time from Bus Dominant to RXD	t <sub>d(busdom-RXD)</sub>	20		100	ns	Normal mode (Note 2)		
Delay Time from Bus Recessive to RXD	t <sub>d(busrec-RXD)</sub>	20	_	100	ns	Normal mode (Note 2)		
Propagation Delay from TXD to RXD	t <sub>PD(TXD-RXD)</sub>	40	_	210	ns	Normal mode, Rising edge at pin TXD $R_L = 60\Omega$ , $C_L = 100 pF$		
		40	_	200	ns	Normal mode, Falling edge at pin TXD $R_L = 60\Omega$ , $C_L = 100 pF$		
	t <sub>PD(TXD-RXD)</sub>	_	_	300	ns	Normal mode, Rising edge at pin TXD $R_L = 150\Omega$ , $C_L = 100$ pF (Note 3)		
		_	_	300	ns	Normal mode, Falling edge at pin TXD $R_L = 150\Omega$ , $C_L = 100pF$ (Note 3)		
TXD Dominant Time-Out Time	t <sub>to(dom)TXD</sub>	0.8		3	ms	V <sub>TXD</sub> = 0V, Normal mode		
Bus Wake-up Time-Out Time	t <sub>Wake</sub>	8.0	_	3	ms	Standby mode		
Min. Dominant/Recessive Bus Wake-up Time	t <sub>Filter</sub>	0.5	3	3.8	μs	Standby mode		
Delay Time for Standby Mode to Normal Mode Tran- sition	t <sub>del(stby-norm)</sub>	_		47	μs	Falling edge at pin STBY		
Delay Time for Normal Mode to Standby Mode Transition	t <sub>del(norm-stby)</sub>	_		5	μs	Rising edge at pin STBY (Note 3)		
Delay time for Normal mode to Silent mode transition	t <sub>del(norm-sil)</sub>	_		10	μs	Falling edge at pin NSIL STBY = LOW (Note 3)		
Delay time for Silent mode to Normal mode transition	t <sub>del(sil-norm)</sub>	_	_	10	μs	Rising edge at pin NSIL STBY = LOW (Note 3)		

Note 1: 100% correlation tested

2: Characterized on samples

# ATA6562/3

TABLE 2-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** The values below are valid for each of the two identical integrated CAN transceivers. Grade 1:  $T_{amb}$  = -40°C to +125°C and Grade 0:  $T_{amb}$  = -40°C to +150°C;  $T_{vJ}$   $\leq$  170°C;  $V_{vCC}$  = 4.5V to 5.5V;  $R_L$  = 60 $\Omega$ ,  $C_L$  = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Delay time for Silent mode to Standby mode transition	t <sub>del(sil-stby)</sub>	ı	_	5	μs	Rising edge at pin STBY NSIL = LOW (Note 3)
Delay time for Standby mode to Silent mode transition	t <sub>del(stby-sil)</sub>		_	47	μs	Rising edge at pin STBY NSIL = LOW (Note 3)
Debouncing Time for Recessive Clamping State Detection	t <sub>RC_det</sub>	_	90	_	ns	V(CANH-CANL) > 900mV RXD = high (Note 3)
Transceiver Timing for higher	Bit Rates, Pins	CANH, CANL	, TXD,	and RXD,	see Fig	ure 2-1 and Figure 2-3
Recessive Bit Time on Pin RXD	t <sub>Bit(RXD)</sub>	400	_	550	ns	Normal mode, $t_{Bit(TXD)}$ = 500 ns R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF ( <b>Note 1</b> )
		120	_	220	ns	Normal mode, $t_{Bit(TXD)}$ = 200 ns R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF
Recessive Bit Time on the Bus	t <sub>Bit(Bus)</sub>	435	_	530	ns	Normal mode, $t_{Bit(TXD)}$ = 500 ns R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF ( <b>Note 1</b> )
		155	_	210	ns	Normal mode, $t_{Bit(TXD)}$ = 200 ns $R_L$ = 60 $\Omega$ , $C_L$ = 100 pF
Receiver Timing Symmetry	Δt <sub>Rec</sub>	<del>-</del> 65	_	+40	ns	Normal mode, $t_{Bit(TXD)}$ = 500 ns $\Delta t_{Rec}$ = $t_{Bit(RXD)}$ - $t_{Bit(Bus)}$ R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF (Note 1)
		<del>-4</del> 5	_	+15	ns	Normal mode, $t_{Bit(TXD)}$ = 200 ns $\Delta t_{Rec}$ = $t_{Bit(RXD)}$ - $t_{Bit(Bus)}$ R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100 pF

Note 1: 100% correlation tested


2: Characterized on samples

3: Design parameter


#### TABLE 2-2: TEMPERATURE SPECIFICATIONS


Parameters	Sym.	Min.	Тур.	Max.	Units				
Thermal Characteristics SOIC8									
Thermal resistance Virtual Junction to Ambient	R <sub>thvJA</sub>	_	145	_	K/W				
Thermal Shutdown of the Bus Drivers									
ATA6562-GAQW1, ATA6563-GAQW1 (Grade 1)	$T_{VJsd}$	150	_	195	°C				
ATA6562-GAQW0, ATA6563-GAQW0 (Grade 0)	$T_{VJsd}$	170	_	195	°C				
Thermal Shutdown Hysteresis	T <sub>vJsd_hys</sub>	_	15	_	°C				
Thermal Characteristics VDFN8									
Thermal Resistance Virtual Junction to Heat Slug	$R_{thvJC}$	_	10	_	K/W				
Thermal Resistance Virtual Junction to Ambient, where Heat Slug is soldered to PCB according to JEDEC	R <sub>thvJA</sub>	_	50	_	K/W				
Thermal Shutdown of the Bus Drivers									
ATA6562-GBQW1, ATA6563-GBQW1 (Grade 1)	T <sub>vJsd</sub>	150	_	195	°C				
ATA6562-GBQW0, ATA6563-GBQW0 (Grade 0)	T <sub>vJsd</sub>	170	_	195	°C				
Thermal Shutdown Hysteresis	T <sub>vJsd_hys</sub>	_	15	_	°C				

FIGURE 2-1: TIMING TEST CIRCUIT FOR THE ATA6562/3 CAN TRANSCEIVER











## 3.0 PACKAGING INFORMATION

## **Package Marking Information**








Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

© Pb-free JEDEC designator for Matte Tin (Sn)
\* This package is Pb-free. The Pb-free JEDEC designator (©3)
can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead 3 X 3 mm VDFN



Example ATA6562 Grade 0



Example ATA6562 Grade 1



Example ATA6563 Grade 0



Example ATA6563 Grade 1



Legend: XX...X Customer-specific information

Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Pb-free JEDEC designator for Matte Tin (Sn) (e3)


This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.

In the event the full Microchip part number cannot be marked on one line, it will Note: be carried over to the next line, thus limiting the number of available characters for customer-specific information.

# 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev F Sheet 1 of 2

# 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	-	ı	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Foot Angle	$\varphi$	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev F Sheet 2 of 2

# 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# **RECOMMENDED LAND PATTERN**

	Units			S	
Dimension	Dimension Limits			MAX	
Contact Pitch	Е	1.27 BSC			
Contact Pad Spacing	C		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	

### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

 ${\tt BSC: Basic \ Dimension. \ Theoretically \ exact \ value \ shown \ without \ tolerances.}$ 

Microchip Technology Drawing C04-2057-SN Rev F

# 8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21358 Rev B Sheet 1 of 2

# 8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS						
Dimension	Limits	MIN	MIN NOM				
Number of Terminals	N		8				
Pitch	е		0.65 BSC				
Overall Height	Α	0.80	0.85	0.90			
Standoff	A1	0.00	0.03	0.05			
Terminal Thickness	A3		0.203 REF				
Overall Length	D		3.00 BSC				
Exposed Pad Length	D2	2.30	2.30 2.40				
Overall Width	E	3.00 BSC					
Exposed Pad Width	E2	1.50	1.60	1.70			
Terminal Width	b	0.25	0.30	0.35			
Terminal Length	L	0.35	0.35 0.40				
Terminal-to-Exposed-Pad	K	0.20	-	-			
Wettable Flank Step Cut Depth	A4	0.10	0.13	0.15			
Wettable Flank Step Cut Width	E3	-					

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21358 Rev B Sheet 2 of 2

# 8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	0.65 BSC				
Optional Center Pad Width	X2			1.70	
Optional Center Pad Length	Y2			2.50	
Contact Pad Spacing	C		3.00		
Contact Pad Width (X8)	X1			0.35	
Contact Pad Length (X8)	Y1			0.80	
Contact Pad to Center Pad (X8)	G1	0.20			
Contact Pad to Contact Pad (X6)	G2	0.20			
Pin 1 Index Chamfer	СН	0.20			
Thermal Via Diameter	V		0.33		
Thermal Via Pitch	EV		1.20		

#### Notes

- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23358 Rev B

## APPENDIX A: REVISION HISTORY

## Revision D (June 2020)

The following is the list of modifications:

- Updated parameter "Supply Current in Silent Mode" in Table 2-1: Electrical Characteristics.
- 2. Added test conditions at several parameters in **Table 2-1: Electrical Characteristics**.
- Added parameter "Bus Differential Output Voltage" in Standby mode in Table 2-1: Electrical Characteristics.
- 4. Updated Package Marking Information

## **Revision C (August 2019)**

The following is the list of modifications:

- Updated TABLE 2-2: "Temperature Specifications".
- 2. Added test conditions at several parameters in TABLE 2-1: "Electrical Characteristics".

## **Revision B (August 2017)**

The following is the list of modifications:

- Added new devices ATA6562-GBQW0 and ATA6563-GBQW0 and updated the related information across the document.
- 2. Updated Features section.
- 3. Updated ATA6562/ATA6563 Family Members section.
- 4. Updated Table 2-2: Temperature Specifications.
- 5. Updated Package Marking Information
- 6. Updated Product Identification System section.
- 7. Various typographical edits.

## Revision A (June 2017)

- · Original Release of this Document.
- This document replaces Atmel 9389C-11/16ATA6562/ATA6563

# ATA6562/ATA6563

NOTES:

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. XX			X] <sup>(1)</sup>					Examples:					
Device Pack	age 1	Tape	Τ	X eel Package classifica		A   s Temperatu   Range	re	a)	ATA6	562	-GAQW0:	ATA6562, 8-Lead SOIC, Tape and Reel, Package according to RoHS, Temperature Grade 0	
Device:		6562: 6563:	a H	and Silent Mod	e CAN FD F N Transceiv	ver with Standb	´	b)	ATA6	562	-GAQW1:	ATA6562, 8-Lead SOIC, Tape and Reel, Package according to RoHS, Temperature Grade 1	
Package:	GA GB	= =		ad SOIC ad VDFN				c)	ATA65	562-	GBQW0:	ATA6562, 8-Lead VDFN, Tape and Reel, Package according to RoHS, Temperature Grade 0	
Tape and Reel Option: Package	Q W	=		m diameter Tap ge according to				d)	ATA6	562	-GBQW1:	ATA6562, 8-Lead VDFN, Tape and Reel, Package according to RoHS, Temperature Grade 1	
directives classification: Temperature	0	=	Tempe	rature Grade 0	(-40°C to +			e)	ATA6	563	-GAQW0:	ATA6563, 8-Lead SOIC, Tape and Reel, Package according to RoHS, Temperature Grade 0	
Range:	1	=	Tempe	rature Grade 1	(-40°C to +	-125°C)		f)	ATA6	563	-GAQW1:	ATA6563, 8-Lead SOIC, Tape and Reel, Package according to RoHS, Temperature Grade 1	
								f)	ATA6	563	-GBQW0:	ATA6563, 8-Lead VDFN, Tape and Reel, Package according to RoHS, Temperature Grade 0	
								g	Note 1: Tape and Reel catalog part identifier is used not printed on the your Microchip		-GBQW1:	ATA6563, 8-Lead VDFN, Tape and Reel, Package according to RoHS, Temperature Grade 1	
								ı			catalog part identifier is use not printed on t your Microchi	identifier only appears in t number description. TI d for ordering purposes and he device package. Check w p Sales Office for packa the Tape and Reel option.	
									2:	value of 0.09% and Chlorine (oppm) total Broany homoge concentration	ant, Maximum concentrati 6 (900 ppm) for Bromine (ECI) and less than 0.15% (15 mine (Br) and Chlorine (CI) neous material. Maximu value of 0.09% (900 ppm) in any homogeneous materi		

# ATA6562/3

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAuthomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6283-5

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Tel: 281-894-5983
Indianapolis
Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY

Tel: 631-435-6000 **San Jose, CA** Tel: 408-735-9110

Tel: 408-436-4270 Canada - Toronto

Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200 China - Suzhou

Tel: 86-186-6233-1526
China - Wuhan

Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

## ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune

Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39

Fax: 43-7242-2244-393 **Denmark - Copenhagen** 

Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Downloaded from Arrow.com.