# **ADV7441A\* Product Page Quick Links**

Last Content Update: 11/01/2016

# Comparable Parts

View a parametric search of comparable parts

## Evaluation Kits <a> □</a>

• ADV7441A Evaluation Boards and Platform

# Documentation <a>□</a>

## **Application Notes**

 AN-1050: A Method for Compressing I<sup>2</sup>C Scripts for the ADV74xx/ADV75xx/ADV76xx/ADV78xx

#### **Data Sheet**

 ADV7441A: Dual HDMI Receiver, Multiformat SDTV/ HDTV Video Decoder, and RGB Graphics Digitizer Data Sheet

## **User Guides**

• ADV7441A Design Support Files

# Reference Materials

#### Informational

Advantiv<sup>TM</sup> Advanced TV Solutions

#### **Technical Articles**

- · Analysis of Common Failures of HDMI CT
- Optimizing standard-definition video on high-definition displays

# Design Resources <a>□</a>

- ADV7441A Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

# Discussions <a>□</a>

View all ADV7441A EngineerZone Discussions

# 

Visit the product page to see pricing options

# Technical Support -

Submit a technical question or find your regional support number

<sup>\*</sup> This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

# **TABLE OF CONTENTS**

Features
Applications1
General Description
Revision History
Functional Block Diagram
Specifications
Electrical Characteristics
Video Specifications 6
Analog and HDMI Specifications7
Timing Characteristics
Absolute Maximum Ratings
Thermal Resistance
Package Thermal Performance
ESD Caution
Pin Configuration and Function Descriptions11
Functional Overview
Analog Front End
HDMI Receiver
Standard Definition Processor Pixel Data Output Modes 14
REVISION HISTORY
<b>2/12—Rev. G to Rev. H</b> Deleted EVAL-ADV7441AFEZ_2Universal Changes to ADV7441A Evaluation Platform Section
5/11—Rev. F to Rev. G Added Endnote 10 (Table 1)
11/10—Rev. E to Rev. F Changes to Product Title and Features Section
7/ <b>09—Rev. D to Rev. E</b> Change to Pin No. Order for AIN1 to AIN12 Pins (Table 7)
4/09—Rev. C to Rev. D  Changes to Package Thermal Performance Section

Component Processor Pixel Data Output Modes 14
Composite and S-Video Processing
Component Video Processing
RGB Graphics Processing
General Features
Theory of Operation
Analog Front End
HDMI Receiver
Standard Definition Processor
Component Processor (CP)17
VBI Data Processor
Pixel Output Formatting
Register Map Architecture
Typical Connection Diagram
Recommended External Loop Filter Components 23
ADV7441A Evaluation Platform24
Outline Dimensions
Ordering Guide25

3
4
7
. 10
. 10
. 24
. 24
. 24
. 25

7/08—Revision B: Initial Version

# **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

# **SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS**

AVDD = 1.71 V to 1.89 V, DVDD = 1.62 V to 1.98 V, DVDDIO = 2.97 V to 3.63 V, PVDD = 1.71 V to 1.89 V, TVDD = 3.135 V to 3.465 V, CVDD = 1.71 V to 1.89 V. Operating temperature range is  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted.

Table 1.

Parameter <sup>1</sup>	Symbol	Test Conditions	Min	Тур	Max	Unit
STATIC PERFORMANCE <sup>2</sup>						
Resolution (Each ADC)	N				10	Bits
Integral Nonlinearity	INL	BSL 27 MHz (@ a 10-bit level)		-0.5/+2		LSB
		BSL 54 MHz (@ a 10-bit level)		-0.5/+2		LSB
		BSL 74 MHz (@ a 10-bit level)		-0.5/+1.5		LSB
		BSL 110 MHz (@ a 10-bit level)		-0.7/+2		LSB
		BSL 170 MHz (@ an 8-bit level)		-0.25/+0.	5	LSB
Differential Nonlinearity	DNL	At 27 MHz (@ a 10-bit level)		-0.5/+0.5		LSB
·		At 54 MHz (@ a 10-bit level)		±0.5		LSB
		At 74 MHz (@ a 10-bit level)		±0.5		LSB
		At 110 MHz (@ a 10-bit level)		±0.5		LSB
		At 170 MHz (@ an 8-bit level)		-0.25/+0.	2	LSB
DIGITAL INPUTS						
Input High Voltage <sup>3</sup>	V <sub>IH</sub>		2			V
		HS_IN/CS_IN, VS_IN low trigger mode	0.7			V
Input Low Voltage <sup>3</sup>	VIL				0.8	V
		HS_IN/CS_IN, VS_IN low trigger mode			0.3	V
Input Current	I <sub>IN</sub>	Pin 21 (RESET)	-60		+60	μΑ
•		All input pins other than Pin 21	-10		+10	μΑ
Input Capacitance <sup>4</sup>	C <sub>IN</sub>	proposition and the second			10	pF
DIGITAL OUTPUTS						<u>'</u>
Output High Voltage⁵	V <sub>OH</sub>	Isource = 0.4 mA	2.4			V
Output Low Voltage <sup>5</sup>	V <sub>OL</sub>	I <sub>SINK</sub> = 3.2 mA			0.4	V
High Impedance Leakage Current	I <sub>LEAK</sub>				10	μΑ
Output Capacitance <sup>4</sup>	C <sub>OUT</sub>				20	pF
POWER REQUIREMENTS <sup>4</sup>						<u>'</u>
Digital Core Power Supply	DVDD		1.62	1.8	1.98	V
Digital I/O Power Supply	DVDDIO		2.97	3.3	3.63	V
PLL Power Supply	PVDD		1.71	1.8	1.89	V
Analog Power Supply	AVDD		1.71	1.8	1.89	V
Terminator Power Supply	TVDD		3.135	3.3	3.465	V
Comparator Power Supply	CVDD		1.71	1.8	1.89	V
Digital Core Supply Current	I <sub>DVDD</sub>	CVBS input sampling @ 54 MHz <sup>6, 7</sup>		140	198	mA
2 3	3,55	Graphics RGB sampling @ 108 MHz <sup>6,7</sup>		141	290	mA
		SCART RGB fast blank sampling @ 54 MHz <sup>6,7</sup>		152	218	mA
		YPrPb 1080p sampling @ 148.5 MHz <sup>6,7</sup>		203	305	mA
		HDMI RGB sampling @ 165 MHz <sup>7, 8, 9</sup>		242	358	mA
		HDMI RGB sampling @ 225 MHz <sup>7, 8, 9</sup>		242	414	mA
Digital I/O Supply Current	I <sub>DVDDIO</sub>	CVBS input sampling @ 54 MHz <sup>6,7</sup>		16	48	mA
2.g.ca. " o sapply culterit	טוטטעטי	Graphics RGB sampling @ 108 MHz <sup>6,7</sup>		17	80	mA
		SCART RGB fast blank sampling @ 54 MHz <sup>6,7</sup>		16	50	mA
		YPrPb 1080p sampling @ 148.5 MHz <sup>6,7</sup>		42	136	mA
		HDMI RGB sampling @ 146.5 MHz <sup>7,8,9</sup>		17	192	mA
		HDMI RGB sampling @ 225 MHz <sup>7, 8, 9, 10</sup>		20	151	mA

Parameter <sup>1</sup>	Symbol	Test Conditions	Min	Тур	Max	Unit
HDMI Comparators	I <sub>CVDD</sub>	CVBS input sampling @ 54 MHz <sup>6,7</sup>		56	83	mA
TMDS PLL and Equalizer		Graphics RGB sampling @ 108 MHz <sup>6,7</sup>		56	83	mA
Supply Current		SCART RGB fast blank sampling @ 54 MHz <sup>6,7</sup>		56	83	mA
		YPrPb 1080p sampling @ 148.5 MHz <sup>6,7</sup>		56	83	mA
		HDMI RGB sampling @ 165 MHz <sup>7, 8, 9</sup>		86	111	mA
		HDMI RGB sampling @ 225 MHz <sup>7, 8, 9</sup>		95	125	mA
Analog Supply Current <sup>11</sup>	I <sub>AVDD</sub>	CVBS input sampling @ 54 MHz <sup>6, 7</sup>		63	115	mA
		Graphics RGB sampling @ 108 MHz <sup>6,7</sup>		174	312	mA
		SCART RGB fast blank sampling @ 54 MHz <sup>6,7</sup>		225	388	mA
		YPrPb 1080p sampling @ 148.5 MHz <sup>6,7</sup>		180	318	mA
		HDMI RGB sampling @ 165 MHz <sup>7, 8, 9</sup>		0	2	mA
		HDMI RGB sampling @ 225 MHz <sup>7, 8, 9</sup>		0	2	mA
Terminator Supply Current	I <sub>TVDD</sub>	CVBS input sampling @ 54 MHz <sup>6,7</sup>		12	20	mA
		Graphics RGB sampling @ 108 MHz <sup>6,7</sup>		12	20	mA
		SCART RGB fast blank sampling @ 54 MHz <sup>6,7</sup>		12	20	mA
		YPrPb 1080p sampling @ 148.5 MHz <sup>6,7</sup>		12	20	mA
		HDMI RGB sampling @ 165 MHz <sup>7, 8, 9, 12</sup>		42	97	mA
		HDMI RGB sampling @ 225 MHz <sup>7, 8, 9, 12</sup>		63	100	mA
Audio and Video PLL Supply Current	I <sub>PVDD</sub>	CVBS input sampling @ 54 MHz <sup>6,7</sup>		18	24	mA
		Graphics RGB sampling @ 108 MHz <sup>6,7</sup>		14	22	mA
		SCART RGB fast blank sampling @ 54 MHz <sup>6,7</sup>		17	24	mA
		YPrPb 1080p sampling @ 148.5 MHz <sup>6,7</sup>		19	25	mA
		HDMI RGB sampling @ 165 MHz <sup>7, 8, 9</sup>		10	20	mA
		HDMI RGB sampling @ 225 MHz <sup>7, 8, 9</sup>		15	21	mA
Power-Down Current	I <sub>PWRDN</sub>			11.6		mA
Power-Up Time	t <sub>PWRUP</sub>			25		ms

 $<sup>^{1}</sup>$  The minimum/maximum specifications are guaranteed over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range ( $T_{MIN}$  to  $T_{MAX}$ ).

<sup>&</sup>lt;sup>2</sup> All ADC linearity tests were performed at input range full scale – 12.5% and at zero scale + 12.5%.

<sup>&</sup>lt;sup>3</sup> Pin 1, Pin 105, Pin 106, and Pin 144 are 5 V tolerant.

 $<sup>^{\</sup>rm 4}\,\text{Guaranteed}$  by characterization.

 $<sup>^{5}</sup>$  The  $V_{OH}$  and  $V_{OL}$  levels were obtained using the default drive strength value (0x15) in User Map Register 0xF4.

<sup>&</sup>lt;sup>6</sup> Current measurements for analog inputs were made with HDMI/analog simultaneous mode disabled (User Map Register 0xBA, Bit 7, programmed with Value 0) and with no HDMI sources connected to the part.

<sup>&</sup>lt;sup>7</sup> Typical current measurements were taken with nominal voltage supply levels and an SMPTE bar video pattern input. Maximum current measurements were taken with maximum rating voltage supply levels and a MoiréX video pattern input.

<sup>&</sup>lt;sup>8</sup> Current measurements for HDMI inputs were made with a source connected to the active HDMI port and with no source connected to the inactive HDMI port.

 $<sup>^{9}</sup>$  Audio stream is an uncompressed stereo audio sampling frequency of  $f_{S} = 48$  kHz, and MCLKOUT = 256  $f_{S}$ .

<sup>&</sup>lt;sup>10</sup> The maximum I<sub>DVDDIO</sub> value for the HDMI RGB sampling @ 225 MHz appears lower than expected. This is due to the 1080p 12-bit deep color mode input used during evaluation. In this mode, the input HDMI TMDS clock has a frequency of 222.75 MHz; however, the output pixel clock is stepped down to 148.5 MHz to account for the extra bits of data. DVDDIO power is proportional to the output pixel clock, therefore the stepping down of the output pixel clock data in 1080p 12-bit deep color mode results in lower than expected I<sub>DVDDIO</sub>.

<sup>&</sup>lt;sup>11</sup> Analog current measurements for CVBS were made with only ADC0 powered up; for RGB, with only ADC0, ADC1, and ADC2 powered up; for SCART FB, with all ADCs powered up; and for HDMI mode, with all ADCs powered off

powered up; and for HDMI mode, with all ADCs powered off.

The terminator supply current may vary with the HDMI source in use.

## **VIDEO SPECIFICATIONS**

 $AVDD = 1.71\ V\ to\ 1.89\ V, DVDD = 1.62\ V\ to\ 1.98\ V, DVDDIO = 2.97\ V\ to\ 3.63\ V, PVDD = 1.71\ V\ to\ 1.89\ V, TVDD = 3.135\ V\ to\ 3.465\ V, CVDD = 1.71\ V\ to\ 1.89\ V. Operating temperature range is <math>-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted.

Table 2.

Parameter <sup>1, 2</sup>	Symbol	Test Conditions	Min	Тур	Max	Unit
NONLINEAR SPECIFICATIONS						
Differential Phase	DP	CVBS input, modulated in five steps		0.3		Degrees
Differential Gain	DG	CVBS input, modulated in five steps		0.6		%
Luma Nonlinearity	LNL	CVBS input, five steps		8.0		%
NOISE SPECIFICATIONS						
SNR Unweighted		Luma ramp		61.8		dB
		Luma flat field		63.1		dB
Analog Front-End Crosstalk				60		dB
LOCK TIME SPECIFICATIONS						
Horizontal Lock Range			-5		+5	%
Vertical Lock Range			40		70	Hz
F <sub>SC</sub> Subcarrier Lock Range				±1.3		kHz
Color Lock-In Time				60		Lines
Synchronization Depth Range <sup>3</sup>			20		200	%
Color Burst Range			5		200	%
Vertical Lock Time				2		Fields
Horizontal Lock Time				100		Lines
CHROMA SPECIFICATIONS						
Hue Accuracy	HUE			1		Degrees
Color Saturation Accuracy	CL_AC			1		%
Color AGC Range			5		400	%
Chroma Amplitude Error				0.5		%
Chroma Phase Error				0.1		Degrees
Chroma Luma Intermodulation				0.3		%
LUMA SPECIFICATIONS						
Luma Brightness Accuracy		CVBS, 0.5 V input		1		%
Luma Contrast Accuracy		CVBS, 0.5 V input		1		%

 $<sup>^{1}</sup>$  The minimum/maximum specifications are guaranteed over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range ( $T_{MIN}$  to  $T_{MAX}$ ).

<sup>&</sup>lt;sup>2</sup> Guaranteed by characterization.

 $<sup>^3</sup>$  Nominal synchronization depth is 300 mV at 100% of the synchronization depth range.

## **ANALOG AND HDMI SPECIFICATIONS**

AVDD = 1.71 V to 1.89 V, DVDD = 1.62 V to 1.98 V, DVDDIO = 2.97 V to 3.63 V, PVDD = 1.71 V to 1.89 V, TVDD = 3.135 V to 3.465 V, CVDD = 1.71 V to 1.89 V. Operating temperature range is -40°C to +85°C, unless otherwise noted.

Table 3.

Parameter <sup>1, 2</sup>	Test Conditions	Min	Тур	Max	Unit
CLAMP CIRCUITRY					
External Clamp Capacitor			0.1		μF
Input Impedance (Except Pin 74)	Clamps switched off		10		ΜΩ
Input Impedance of Pin 74			20		kΩ
Common-Mode Level (CML)			0.88		V
ADC Full-Scale Level			CML + 0.5		V
ADC Zero-Scale Level			CML - 0.5		V
ADC Dynamic Range			1		V
Clamp Level (When Locked)	CVBS input		CML – 0.122		V
	SCART RGB input (R, G, B signals)		CML - 0.167		V
	S-Video input (Y signal)		CML- 0.122		V
	S-Video input (C signal)		CML		V
	Component input (Y signal)		CML - 0.120		V
	Component input (Pr signal)		CML		V
	Component input (Pb signal)		CML		V
	PC RGB input (R, G, B signals)		CML - 0.120		V
Large Clamp Source Current	SDP only		8		mA
Large Clamp Sink Current	SDP only		8		mA
Fine Clamp Source Current	SDP only		0.25		μΑ
Fine Clamp Sink Current	SDP only		0.4		μΑ
HDMI SPECIFICATIONS <sup>3</sup>					
Intrapair (Positive-to-Negative) Differential Input Skew <sup>4, 5</sup>				0.4 t <sub>bit</sub>	
Channel-to-Channel Differential Input Skew <sup>5, 6</sup>				$0.2 t_{pixel} + 1.78 ns$	

<sup>&</sup>lt;sup>1</sup> The minimum/maximum specifications are guaranteed over the -40°C to +85°C temperature range (T<sub>MIN</sub> to T<sub>MAX</sub>).

<sup>&</sup>lt;sup>2</sup> Guaranteed by characterization.

Guaranteed by characterization.
 Guaranteed by design.
 that is 1/10 the pixel period t<sub>pixel</sub>.
 The unit of measurement depends on the video applied and the TMDS clock frequency.
 t<sub>pixel</sub> is the period of the TMDS clock.

## **TIMING CHARACTERISTICS**

AVDD = 1.71 V to 1.89 V, DVDD = 1.62 V to 1.98 V, DVDDIO = 2.97 V to 3.63 V, PVDD = 1.71 V to 1.89 V, TVDD = 3.135 V to 3.465 V, CVDD = 1.71 V to 1.89 V. Operating temperature range is  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted.

Table 4.

Parameter <sup>1, 2</sup>	Symbol	Test Conditions	Min	Тур	Max	Unit
SYSTEM CLOCK AND CRYSTAL						
Crystal Nominal Frequency				28.6363		MHz
Crystal Frequency Stability					±50	ppm
Horizontal Sync Input Frequency			14.8		110	kHz
LLC Frequency Range			12.825		170	MHz
I <sup>2</sup> C PORTS (FAST MODE) <sup>3</sup>						
xCL Frequency⁴					400	kHz
xCL Minimum Pulse Width High⁴	t <sub>1</sub>		0.6			μs
xCL Minimum Pulse Width Low <sup>4</sup>	t <sub>2</sub>		1.3			μs
Hold Time (Start Condition)	t <sub>3</sub>		0.6			μs
Setup Time (Start Condition)	t <sub>4</sub>		0.6			μs
xDA Setup Time⁴	<b>t</b> <sub>5</sub>		100			ns
xCL and xDA Rise Times <sup>4</sup>	<b>t</b> <sub>6</sub>				300	ns
xCL and xDA Fall Times⁴	t <sub>7</sub>				300	ns
Setup Time for Stop Condition	t <sub>8</sub>		0.6			μs
I <sup>2</sup> C PORTS (NORMAL MODE) <sup>3</sup>						
xCL Frequency <sup>4</sup>					100	kHz
xCL Minimum Pulse Width High <sup>4</sup>	t <sub>1</sub>		4			μs
xCL Minimum Pulse Width Low <sup>4</sup>	t <sub>2</sub>		4.7			μs
Hold Time (Start Condition)	t <sub>3</sub>		4			μs
Setup Time (Start Condition)	t <sub>4</sub>		4.7			μs
xDA Setup Time⁴	<b>t</b> 5		250			ns
xCL and xDA Rise Times <sup>4</sup>	<b>t</b> <sub>6</sub>				1000	ns
xCL and xDA Fall Times <sup>4</sup>	<b>t</b> <sub>7</sub>				300	ns
Setup Time for Stop Condition	t <sub>8</sub>		4			μs
RESET FEATURE						
Reset Pulse Width			5			ms
CLOCK OUTPUTS						
LLC Mark-Space Ratio	t <sub>9</sub> :t <sub>10</sub>		45:55		55:45	% duty cycle
DATA AND CONTROL OUTPUTS						
Data Output Transition Time SDR (SDP) <sup>5</sup>	t <sub>11</sub>	Negative clock edge to start of valid data			3.4	ns
·	t <sub>12</sub>	End of valid data to negative clock edge			2.4	ns
Data Output Transition Time SDR (CP)6	t <sub>13</sub>	End of valid data to negative clock edge			2	ns
·	t <sub>14</sub>	Negative clock edge to start of valid data			0.5	ns
I <sup>2</sup> S PORT (MASTER MODE)						
SCLK Mark-Space Ratio	t <sub>15</sub> :t <sub>16</sub>		45:55		55:45	% duty cycle
LRCLK Data Transition Time	t <sub>17</sub>	End of valid data to negative SCLK edge	1		10	ns
	t <sub>18</sub>	Negative SCLK edge to start of valid data	1		10	ns
I2Sx Data Transition Time <sup>7</sup>	t <sub>19</sub>	End of valid data to negative SCLK edge	1		5	ns
	t <sub>20</sub>	Negative SCLK edge to start of valid data			5	ns
MCLKOUT Frequency			4.096		24.576	MHz

 $<sup>^1</sup>$  The minimum/maximum specifications are guaranteed over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range ( $T_{MIN}$  to  $T_{MAX}$ ).

 $<sup>^{\</sup>rm 2}\,\mbox{Guaranteed}$  by characterization.

 $<sup>^3</sup>$  Refers to all  $I^2\acute{C}$  pins (DDC and control port).


<sup>&</sup>lt;sup>4</sup> The prefix x refers to pin names beginning with S, DDCA\_S, and DDCB\_S.

<sup>&</sup>lt;sup>5</sup> SDP timing figures were obtained using the default drive strength value (0x15) in User Map Register 0xF4.

<sup>&</sup>lt;sup>6</sup> CP timing figures were obtained using the maximum drive strength value (0x3F) in User Map Register 0xF4.

<sup>&</sup>lt;sup>7</sup> The suffix x refers to pin names ending with 0, 1, 2, and 3.

## **Timing Diagrams**






Figure 3. Pixel Port and Control SDR Output Timing (SDP Core)




Figure 4. Pixel Port and Control SDR Output Timing (CP Core)




Figure 5. I<sup>2</sup>S Timing

Rev. H | Page 9 of 28

## ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
AVDD to AGND	2.2 V
DVDD to DGND	2.2 V
PVDD to PGND	2.2 V
DVDDIO to DGND	4 V
CVDD to CGND	2.2 V
TVDD to TGND	4 V
DVDDIO to AVDD	−0.3 V to +3.6 V
DVDDIO to TVDD	-3.6 V to +3.6 V
DVDDIO to DVDD	−2 V to +2 V
CVDD to DVDD	−2 V to +0.3 V
PVDD to DVDD	−2 V to +0.3 V
AVDD to CVDD	-2 V to +2 V
AVDD to PVDD	-2 V to +2 V
AVDD to DVDD	−2 V to +0.3 V
AVDD to TVDD	−3.6 V to +0.3 V
TVDD to DVDD	-2 V to +2 V
Digital Inputs	
Voltage to DGND	DGND – 0.3 V to DVDDIO + 0.3 V
Digital Outputs	
Voltage to DGND	DGND – 0.3 V to DVDDIO + 0.3 V
Analog Inputs	
Voltage to AGND	AGND – 0.3 V to AVDD + 0.3 V
Maximum Junction	119°C
Temperature (T <sub>J_MAX</sub> )	
Storage Temperature Range	−65°C to +150°C
Infrared Reflow,	260°C
Soldering (20 sec)	

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

Table 6.

Package Type	$\Psi_{JT}^{1}$	Unit
144-Lead LQFP (ST-144)	1.62	°C/W

<sup>&</sup>lt;sup>1</sup> Junction-to-package surface thermal resistance.

#### **PACKAGE THERMAL PERFORMANCE**

To reduce power consumption during ADV7441A operation, turn off unused ADCs.

On a 4-layer PCB that includes a solid ground plane, the value of  $\theta_{JA}$  is 25.3°C/W. However, due to variations within the PCB metal and, therefore, variations in PCB heat conductivity, the value of  $\theta_{JA}$  may differ for various PCBs.

The most efficient measurement technique is to use the surface temperature of the package to estimate the die temperature because it is not affected by the variance associated with the value of  $\theta_{IA}$ .

The maximum junction temperature ( $T_{J\_MAX}$ ) of 119°C must not be exceeded. The following equation calculates the junction temperature using the measured surface temperature of the package and applies only when no heat sink is used on the device under test:

$$T_{I\_MAX} = T_S + (\Psi_{IT} \times W_{TOTAL})$$

where:

 $T_S$  is the surface temperature of the package expressed in degrees Celsius.

 $\Psi_{JT}$  is the junction-to-package surface thermal resistance.  $W_{TOTAL} = \{ (AVDD \times I_{AVDD}) + (DVDD \times I_{DVDD}) + (DVDDIO \times I_{DVDDO}) + (PVDD \times I_{PVDD}) + (CVDD \times I_{CVDD}) + (TVDD \times I_{TVDD}) \}.$ 

The ADV7441A can be operated in ambient temperatures of up to +85°C. However, in video modes where highest power is consumed and there is higher than nominal power supply voltages and worst-case video data, operation at these ambient temperatures may cause the junction temperature to exceed its maximum allowed value (119°C). One way to avoid this is to restrict the ambient temperature to be below +79°C. However, even if the ambient temperature is kept below +79°C, the user still needs to observe the thermally efficient PCB design recommendations outlined in this section to ensure that the maximum allowed junction temperature is not exceeded in any video mode.

Contact an Analog Devices, Inc., sales representative or a field applications engineer (FAE) for more information on package thermal performance.

## **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 6. Pin Configuration

**Table 7. Pin Function Descriptions** 

Pin No.	Mnemonic	Type <sup>1</sup>	Description
14, 22, 34, 49, 56, 64, 143	DGND	G	Digital Ground.
82, 83, 87	AGND	G	Analog Ground.
69, 72, 100	PGND	G	PLL Ground.
103, 110, 126, 140	CGND	G	Comparator Ground.
114, 117, 120, 130, 133, 136	TGND	G	Terminator Ground.
15, 35, 50, 67	DVDDIO	Р	Digital I/O Supply Voltage (3.3 V).
23, 57, 142	DVDD	Р	Digital Core Supply Voltage (1.8 V).
84, 88	AVDD	Р	Analog Supply Voltage (1.8 V).
68, 71, 101	PVDD	Р	Audio and Video PLL Supply Voltage (1.8 V).
104, 109, 125, 141	CVDD	Р	HDMI Comparator, TMDS PLL, and Equalizer Supply Voltage (1.8 V).
111, 123, 127, 139	TVDD	Р	Terminator Supply Voltage (3.3 V).
74	FB	1	Fast Blank. Fast switch overlay between CVBS and RGB analog signals.
73, 91, 108	TESTO, TEST3, TEST5	1	Test Pins. Do not connect.
89	TEST2	0	Test Pin. Do not connect.

Pin No.	Mnemonic	Type <sup>1</sup>	Description
107	TEST4	I/O	Test Pin. Do not connect.
77, 79, 81, 94, 96, 99, 76, 78, 80, 93, 95, 98	AIN1 to AIN12	I	Analog Video Input Channels.
24 to 33, 36 to 47, 52 to 55, 58 to 61	P0 to P29	0	Video Pixel Output Port.
19	INT1	0	Interrupt Signal. Can be active low or active high. The set of events that triggers an interrupt is under user control.
20	SFL/SYNC_OUT/INT2	0	Subcarrier Frequency Lock (SFL). Contains a serial output stream that can be used to lock the subcarrier frequency when this decoder is connected to any Analog Devices digital video encoder.
			Sliced Synchronization Output Signal (SYNC_OUT). Available only in CP mode. Interrupt Signal (INT2).
17	HS/CS	0	Horizontal Synchronization Output Signal (HS). Output by the SDP and CP. Composite Synchronization (CS). A single signal containing both horizontal and vertical synchronization pulses.
18	VS/FIELD	0	Vertical Synchronization Output Signal (VS). Output by the SDP and CP.
			Field Synchronization Output Signal (FIELD). Field synchronization output signal in all interlaced video modes.
16	DE/FIELD	0	Data Enable Signal (DE). Indicates active pixel data.
			Field Synchronization Output Signal (FIELD). Field synchronization output signal in all interlaced video modes.
11	SDA	I/O	I <sup>2</sup> C Port Serial Data Input/Output Pin. SDA is the data line for the control port.
12	SCL	I	I <sup>2</sup> C Port Serial Clock Input. (Maximum clock rate of 400 kHz.) SCL is the clock line for the control port.
13	ALSB	I	This pin sets the second LSB of the slave address for each ADV7441A register map.
21	RESET	1	System Reset Input. Active low. A minimum low reset pulse width of 5 ms is required to reset the ADV7441A circuitry.
51	LLC	0	Line-Locked Output Clock for Pixel Data. Range is 13.5 MHz to 170 MHz.
65	XTAL1	0	This pin should be connected to the 28.63636 MHz crystal or left as a no connect if an external 3.3 V, 28.63636 MHz clock oscillator source is used to clock the ADV7441A. In crystal mode, the crystal must be a fundamental crystal.
66	XTAL	1	Input Pin for the 28.63636 MHz Crystal. This pin can be overdriven by an external 3.3 V 28.63636 MHz clock oscillator source to clock the ADV7441A.
70	ELPF	0	The recommended external loop filter must be connected to this ELPF pin.
102	AUDIO_ELPF	0	The recommended external loop filter must be connected to this AUDIO_ELPF pin.
85	REFOUT	0	Internal Voltage Reference Output.
86	CML	0	Common-Mode Level for the Internal ADCs.
90	REFN	0	Internal Voltage Reference Output.
92	REFP	0	Internal Voltage Reference Output.
63	HS_IN/CS_IN		HS Input Signal. Used in analog mode for 5-wire timing mode. CS Input Signal. Used in analog mode for 4-wire timing mode. For optimal performance, a $100~\Omega$ series resistor is recommended on the HS_IN/CS_IN pin.
62	VS_IN	1	VS Input Signal. Used in analog mode for 5-wire timing mode. For optimal performance, a $100\Omega$ series resistor is recommended on the VS_IN pin.
75	SOG	1	Synchronization-on-Green Input. This pin is used in embedded synchronization mode.
97	SOY	1	Synchronization-on-Luma Input. This pin is used in embedded synchronization mode.
112	RXA_CN	1	Digital Input Clock Complement of Port A in the HDMI Interface.
113	RXA_CP	1	Digital Input Clock True of Port A in the HDMI Interface.
115	RXA_ON	!	Digital Input Channel 0 Complement of Port A in the HDMI Interface.
116	RXA_OP		Digital Input Channel 1 Complement of Port A in the HDMI Interface.
118	RXA_1N	[ ]	Digital Input Channel 1 Complement of Port A in the HDMI Interface.  Digital Input Channel 1 True of Port A in the HDMI Interface.
119 121	RXA_1P RXA_2N		Digital Input Channel 1 True of Port A in the HDMI Interface.  Digital Input Channel 2 Complement of Port A in the HDMI Interface.
121	RXA_2P	li	Digital Input Channel 2 True of Port A in the HDMI Interface.
144	11/1/1_4F	1 1	Digital input Chaimer 2 True of Fort A III the Fibril Intellace.

Pin No.	Mnemonic	Type <sup>1</sup>	Description
128	RXB_CN	I	Digital Input Clock Complement of Port B in the HDMI Interface.
129	RXB_CP	1	Digital Input Clock True of Port B in the HDMI Interface.
131	RXB_0N	1	Digital Input Channel 0 Complement of Port B in the HDMI Interface.
132	RXB_OP	1	Digital Input Channel 0 True of Port B in the HDMI Interface.
134	RXB_1N	1	Digital Input Channel 1 Complement of Port B in the HDMI Interface.
135	RXB_1P	1	Digital Input Channel 1 True of Port B in the HDMI Interface.
137	RXB_2N	1	Digital Input Channel 2 Complement of Port B in the HDMI Interface.
138	RXB_2P	1	Digital Input Channel 2 True of Port B in the HDMI Interface.
106	DDCA_SDA	I/O	HDCP Slave Serial Data Port A.
1	DDCB_SDA	I/O	HDCP Slave Serial Data Port B.
105	DDCA_SCL	1	HDCP Slave Serial Clock Port A.
144	DDCB_SCL	1	HDCP Slave Serial Clock Port B.
2	SPDIF	0	SPDIF Digital Audio Output.
3	1250	0	I <sup>2</sup> S Audio for Channel 1 and Channel 2.
4	I2S1	0	I <sup>2</sup> S Audio for Channel 3 and Channel 4.
5	1252	0	I <sup>2</sup> S Audio for Channel 5 and Channel 6.
6	12S3	0	I <sup>2</sup> S Audio for Channel 7 and Channel 8.
7	LRCLK	0	Data Output Clock for Left and Right Audio Channels.
8	SCLK	0	Audio Serial Clock Output.
9	MCLKOUT	0	Audio Master Clock Output.
10	EXT_CLAMP	1	External Clamp Signal Input for External Clock and Clamp Mode. This is an optional mode of operation for the ADV7441A.
48	EXT_CLK	1	Clock Input for External Clock and Clamp Mode. This is an optional mode of operation for the ADV7441A.
124	RTERM	1	Sets internal termination resistance. Connect this pin to TGND using a 500 $\Omega$ resistor.

 $<sup>^{1}</sup>$  G = ground, P = power, I = input, O = output.

## **FUNCTIONAL OVERVIEW**

The following overview provides a brief description of the functionality of the ADV7441A. More details are available in the Theory of Operation section.

#### ANALOG FRONT END

The analog front end of the ADV7441A provides four high quality 10-bit ADCs to enable 10-bit video decoding, a multiplexer with 12 analog input channels to enable multisource connection without the requirement of an external multiplexer, and four current and voltage clamp control loops to ensure that dc offsets are removed from the video signal. SCART functionality and standard definition RGB overlay with CVBS are controlled by the FB input.

#### **HDMI RECEIVER**

The ADV7441A is compatible with the HDMI specification. The ADV7441A supports all HDTV formats up to 1080p and all display resolutions up to UXGA ( $1600 \times 1200$  at 60 Hz).

The device includes the following features:

- Adaptive front-end equalization for HDMI operation with cable lengths up to 30 meters
- Synchronization conditioning for higher performance in strenuous conditions
- Audio mute for removing extraneous noise
- Programmable data island packet interrupt generator

# STANDARD DEFINITION PROCESSOR PIXEL DATA OUTPUT MODES

The ADV7441A features the following SDP output modes:

- 8-/10-bit ITU-R BT.656 4:2:2 YCrCb with embedded time codes and/or HS, VS, and FIELD
- 16-/20-bit YCrCb 4:2:2 with embedded time codes and/or HS, VS, and FIELD
- 24-/30-bit YCrCb 4:4:4 with embedded time codes and/or HS, VS, and FIELD

# COMPONENT PROCESSOR PIXEL DATA OUTPUT MODES

The ADV7441A features single data rate outputs as follows:

- 8-/10-bit 4:2:2 YCrCb for 525i and 625i
- 16-/20-bit 4:2:2 YCrCb for all standards
- 24-/30-bit 4:4:4 YCrCb/RGB for all standards

#### COMPOSITE AND S-VIDEO PROCESSING

The ADV7441A supports NTSC (M/J/4.43), PAL (B/D/I/G/H/M/N/c/60), and SECAM (B/D/G/K/L) standards for CVBS and S-Video formats. Superadaptive 2D, 5-line comb filters for NTSC and PAL provide superior chrominance and luminance separation for composite video.

The composite and S-Video processing functionalities also include fully automatic detection of switching among worldwide standards (PAL/NTSC/SECAM); automatic gain control (AGC) with white peak mode to ensure that the video is processed without compromising the video processing range; Adaptive Digital Line Length Tracking (ADLLT™); and proprietary architecture for locking to weak, noisy, and unstable sources from VCRs and tuners. The IF filter block compensates for high frequency luma attenuation due to the tuner SAW filter.

The ADV7441A also features chroma transient improvement (CTI) and luminance digital noise reduction (DNR), as well as teletext, closed captioning (CC), extended data service (EDS), and wide-screen signaling (WSS). It offers certified Macrovision® copy protection detection on composite and S-Video for all worldwide formats (PAL/NTSC/SECAM), and a copy generation management system (CGMS). Other features include 4× oversampling (54 MHz) for CVBS, S-Video, and YUV modes; line-locked clock output (LLC); vertical interval time codes (VITC); support for letterbox detection; a free-run output mode for stable timing when no video input is present; clocking from a single 28.63636 MHz crystal; and subcarrier frequency lock (SFL) output for downstream video encoders.

In addition, the device has color controls for hue, brightness, saturation, and contrast and controls for Cr and Cb offsets. The ADV7441A also incorporates a vertical blanking interval data processor and a video programming system (VPS) on the device.

The differential gain of the ADV7441A is 0.6% typical, and the differential phase is 0.3° typical.

### **COMPONENT VIDEO PROCESSING**

The ADV7441A supports 525i, 625i, 525p, 625p, 720p, 1080i, 1080p, and many other HDTV formats. It provides automatic adjustments for gain (contrast) and offset (brightness), as well as manual adjustment controls. Furthermore, the ADV7441A not only supports analog component YPrPb/RGB video formats with embedded synchronization or with separate HS, VS, and CS, but also supports YCrCb-to-RGB and RGB-to-YCrCb conversions by any-to-any,  $3\times3$  color-space conversion matrices.

In addition, the ADV7441A features brightness, saturation, and hue controls. Standard identification (STDI) enables detection of the component format at the system level, and a synchronization source polarity detector (SSPD) determines the source and polarity of the synchronization signals that accompany the input video.

Certified Macrovision copy protection detection is available on component formats (525i, 625i, 525p, and 625p).

When no video input is present, free-run output mode provides stable timing.

The ADV7441A supports user-defined pixel sampling for nonstandard video sources and arbitrary pixel sampling for nonstandard video sources.

#### **RGB GRAPHICS PROCESSING**

The ADV7441A provides 170 MSPS conversion rate support of RGB input resolutions up to  $1600 \times 1200$  at 60 Hz (UXGA) and automatic or manual clamp and gain controls for graphics models.

The RGB graphics processing functionality features contrast and brightness controls, automatic detection of synchronization source and polarity by the SSPD block, standard identification enabled by the STDI block, and user-defined pixel sampling support for nonstandard video sources.

Additional RGB graphics processing features of the ADV7441A include the following:

- Sampling PLL clock with 500 ps p-p jitter at 170 MSPS.
- 32-phase DLL support of optimum pixel clock sampling.
- Color-space conversion of RGB to YCrCb and decimation to a 4:2:2 format for videocentric back-end IC interfacing.
- Data enable (DE) output signal supplied for direct connection to the HDMI/DVI transmitter IC.

#### **GENERAL FEATURES**

The ADV7441A features HS, VS, and FIELD output signals with programmable position, polarity, and width. It also includes programmable interrupt request output pins, INT1 and INT2.

The part offers low power consumption—1.8 V digital core, 1.8 V analog, and 3.3 V digital input/output—and a low power power-down mode.

The ADV7441A operates over a temperature range of  $-40^{\circ}$ C to +85°C and is available in a 144-lead, 20 mm × 20 mm, RoHS-compliant LQFP.

## THEORY OF OPERATION

#### **ANALOG FRONT END**

The ADV7441A analog front end comprises four 10-bit ADCs that digitize the analog video signal before applying it to the SDP or CP. The analog front end uses differential channels connected to each ADC to ensure high performance in mixed-signal applications.

The analog front end also includes a 12-channel input mux that enables multiple video signals to be applied to the ADV7441A. Current and voltage clamps are positioned in front of each ADC to ensure that the video signal remains within the range of the converter. Fine clamping of the video signals is performed downstream by digital fine clamping in either the CP or SDP.

The ADCs are configured to run in 4× oversampling mode when decoding composite and S-Video inputs. For component 525i, 625i, 525p, and 625p sources, 2× oversampling is performed, but 4× oversampling is available for component 525i and 625i. All other video standards are 1× oversampled. Oversampling the video signals reduces the cost and complexity of external antialiasing (AA) filters, with the additional benefit of increasing the signal-to-noise ratio (SNR).

The ADV7441A supports simultaneous processing of CVBS and RGB standard definition signals to enable SCART compatibility and overlay functionality. A combination of CVBS and RGB inputs can be mixed and output, as controlled by the I<sup>2</sup>C registers and the FB pin.

#### **HDMI RECEIVER**

The HDMI receiver on the ADV7441A incorporates active equalization of the HDMI data signals. This equalization compensates for the high frequency losses inherent in HDMI and DVI cables, especially those with long lengths and high frequencies. Because the ADV7441A can provide equalization compensation for cable lengths up to 30 meters, it is capable of achieving robust receiver performance at even the highest HDMI data rates.

With the inclusion of HDCP, displays can receive encrypted video content. The HDMI interface of the ADV7441A allows for authentication of a video receiver, decryption of encoded data at the receiver, and renewability of that authentication during transmission as specified by the HDCP 1.3 protocol.

The HDMI receiver also offers advanced audio functionality. The receiver contains an audio mute controller that can detect a variety of selectable conditions that may result in audible extraneous noise in the audio output. Upon detection of these conditions, the audio data can be ramped to prevent audio clicks and pops.

### STANDARD DEFINITION PROCESSOR

The SDP section is capable of decoding a large selection of baseband video signals in composite, S-Video, and YUV formats. The video standards supported by the SDP include PAL (B/D/I/G/H/60/M/N/Nc), NTSC (M/J/4.43), and SECAM (B/D/G/K/L). The ADV7441A automatically detects the video standard and processes it accordingly. The SDP has a five-line, superadaptive, 2D comb filter that provides superior chrominance and luminance separation when decoding a composite video signal. This highly adaptive filter automatically adjusts its processing mode according to the video standard and signal quality without requiring user intervention. The SDP has an IF filter block that compensates for attenuation in the high frequency luma spectrum due to a tuner SAW filter.

The SDP has specific luminance and chrominance parameter control for brightness, contrast, saturation, and hue.

The ADV7441A implements the patented ADLLT algorithm to track varying video line lengths from sources such as VCRs. ADLLT enables the ADV7441A to track and decode poor quality video sources, such as VCRs, and noisy sources, such as tuner outputs, VCD players, and camcorders. The SDP also contains a CTI processor. This processor increases the edge rate on chroma transitions, resulting in a sharper video image.

The SDP can process a variety of VBI data services, such as teletext, closed captioning (CC), wide-screen signaling (WSS), a video programming system (VPS), vertical interval time codes (VITC), a copy generation management system (CGMS), and an extended data service (XDS). The ADV7441A SDP section has a Macrovision 7.1 detection circuit that allows it to detect Type I, Type II, and Type III protection levels. The decoder is fully robust to all Macrovision signal inputs.

## **COMPONENT PROCESSOR (CP)**

The component processor section is capable of decoding and digitizing a wide range of component video formats in any color space. Component video standards supported by the CP are 525i, 625i, 525p, 625p, 720p, 1080i, 1080p, 1250i, VGA up to UXGA at 60 Hz, and many other standards.

The CP section of the ADV7441A contains an AGC block. This block is followed by a digital clamp circuit that ensures that the video signal is clamped to the correct blanking level. Automatic adjustments within the CP include gain (contrast) and offset (brightness); however, manual adjustment controls are also supported. If no embedded synchronization is present, the video gain can be set manually.

A fully programmable, any-to-any,  $3 \times 3$  color-space converter is placed before the CP section. This enables YPrPb-to-RGB and RGB-to-YCrCb conversions. Many other standards of color space can be implemented using the color-space converter.

A second fully programmable, any-to-any,  $3 \times 3$  color-space converter is placed in the back end of the CP core. This color-space converter features advanced color controls, such as contrast, saturation, brightness, and hue controls.

The output section of the CP is highly flexible. It can be configured in single data rate (SDR) mode with one data packet per clock cycle. In SDR mode, a 16-/20-bit 4:2:2 or 24-/30-bit 4:4:4 output is possible. In these modes, HS/CS, VS/FIELD, and DE/FIELD (where applicable) timing reference signals are provided.

The CP section contains circuitry to enable the detection of Macrovision-encoded YPrPb signals for 525i, 625i, 525p, and 625p. It is designed to be fully robust when decoding these types of signals.

#### **VBI DATA PROCESSOR**

VBI extraction of CGMS data is performed by the VBI data processor (VDP) section of the AD7441A for interlaced, progressive, and high definition scanning rates. The data extracted is read back over the I<sup>2</sup>C interface.

For more detailed product information about the ADV7441A, contact a local Analog Devices sales representative or field applications engineer (FAE).

# PIXEL OUTPUT FORMATTING

Note that unused pins of the pixel output port are driven with a low voltage.

Table 8. Standard Definition Pixel Port Modes (P19 to P0)

			Data Port Pins P[19:0]																			
Processor	Mode	Format	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDP	Mode 1	Video output 8-bit 4:2:2		YCrCb[7:0]																		
SDP	Mode 2	Video output 10-bit 4:2:2		YCrCb[9:0]																		
SDP	Mode 3	Video output 16-bit 4:2:2		Y[7:0]							CrCb[7:0]											
SDP	Mode 4	Video output 20-bit 4:2:2		Y[9:0]							Cb[9:0]											
SDP	Mode 5	Video output 24-bit 4:4:4		Y[7:0]							Cb[	Cb[7:0]										
SDP	Mode 6	Video output 30-bit 4:4:4					Y[9	:0]					Cb[9:0]									

Table 9. Standard Definition Pixel Port Modes (P29 to P20)

			Data Port Pins P[29:20]											
Processor	Mode	Format	29	28	27	26	25	24	23	22	21	20		
SDP	Mode 1	Video output 8-bit 4:2:2												
SDP	Mode 2	Video output 10-bit 4:2:2												
SDP	Mode 3	Video output 16-bit 4:2:2												
SDP	Mode 4	Video output 20-bit 4:2:2												
SDP	Mode 5	Video output 24-bit 4:4:4		Cr[7:0]										
SDP	Mode 6	Video output 30-bit 4:4:4					(	[9:0]			•	•		

Table 10. Component Processor Pixel Output Pin Map (P19 to P0)

									0	utpu	t of [	) ata l	Port P	ins l	P[19	:0]							
Processor <sup>1</sup>	Mode	Format	19	18	17	16	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
СР	Mode 1	Video output 8-bit 4:2:2 <sup>2</sup>				YCrC	b[7:0	)]															
СР	Mode 2	Video output 10-bit 4:2:2 <sup>2</sup>					YCr	Cb[	9:0]														
СР	Mode 3	Video output 12-bit 4:2:2 <sup>2</sup>		YCrCb[11:2]																			
СР	Mode 4	Video output 12-bit 4:2:2 <sup>2</sup>		YCrCb[11:4]																			
СР	Mode 5	Video output 12-bit 4:2:2 <sup>2</sup>		YCrCb[11:4]						YCrCb[3:0]													
СР	Mode 6	Video output 16-bit 4:2:2 <sup>3, 4</sup>		CHA	[7:0]	(defa	ult da	ata	is Y[7	:0])				(	CHB/			(def b[7:0	ault (	data	is		
СР	Mode 7	Video output 20-bit 4:2:2 <sup>3, 4</sup>			CHA	A[9:0]	(defa	ault	data	is Y[	9:0])	•	•	CHB/CHC[9:0] (default data is Cr/Cb[9:0])									
СР	Mode 8	Video output 20-bit 4:2:22 <sup>3, 4</sup>		CHA[9:2] (default data is Y[9:2])							CHB/CHC[9:2] (default data is Cr/Cb[9:2])												
СР	Mode 9	Video output 24-bit 4:2:2 <sup>3,4</sup>		Y[11:2]											CrCl	o[11:	2]		ı				
СР	Mode 10	Video output 24-bit 4:2:2 <sup>3,4</sup>		Y[11:4]					CrCb[11:4]														
СР	Mode 11	Video output 24-bit 4:2:2 <sup>3,4</sup>				Y[1	1:4]							Y[3:0] CrCb[3:0]					)]				
СР	Mode 12	Video output 24-bit 4:4:4 <sup>3, 4</sup>	СН	A[7:0]	(defa	ault da	ata is	G[	7:0] c	r Y[7	:0])			CHB[7:0] (default data is R[7:0] or Cr[7:0])									
СР	Mode 13	Video output 24-bit 4:4:4 <sup>3, 4</sup>	СН	A[7:0]	(defa	ault da	ata is	G[	7:0] c	r Y[7	:0])			C	HC[7			ult d b[7:0	data 0])	is B[	7:0]		
СР	Mode 14	Video output 24-bit 4:4:4 <sup>3, 4</sup>	CH	IC[7:0]	(defa	ault da	ta is l	B[7:	0] or	Cb[7	:0])			C	HA[7	7:0] (		ult o /[7:0	data ])	is G[	7:0]		
СР	Mode 15	Video output 24-bit 4:4:4 <sup>3, 4</sup>	CH	IC[7:0]	(defa	ault da	ta is l	B[7:	0] or	Cb[7	:0])			C	HB[7			ult d r[7:0	data )])	is R[	7:0]		
СР	Mode 16	Video output 30-bit 4:4:4 <sup>3,4</sup>		СН	A[9:0	] (defa	ault c	data	is G	9:0]	or Y[9	9:0])	•	CH	IB[9:	0] (d	lefau	ılt da	ata is	R[9	:0] or	Cr[9	:0])
СР	Mode 17	Video output 30-bit 4:4:4 <sup>3,4</sup>		CHA[9:0] (default data is G[9:0] or Y[9:0])						CHC[9:0] (default data is B[9:0] or Cb[9:0])													
СР	Mode 18	Video output 30-bit 4:4:4 <sup>3,4</sup>		CHO	[9:0]	(defa	ult d	ata	is B[9	9:0] c	r Cb[	9:0])		Cŀ	HA[9	:0] (0	defa	ult d	ata i	s G[9	9:0] o	r Y[9	:0])
СР	Mode 19	Video output 30-bit 4:2:2 <sup>3,4</sup>		CHC[9:0] (default data is B[9:0] or Cb[9:0])  CHB[9:0] (default data is R[9:0])					:0] or	Cr[9	:0])												

<sup>&</sup>lt;sup>1</sup> The CP processor uses the digitizer or HDMI as input. <sup>2</sup> Maximum pixel clock rate of 54 MHz.

<sup>&</sup>lt;sup>3</sup> Maximum pixel clock rate of 170 MHz for analog digitizer.

<sup>&</sup>lt;sup>4</sup> Maximum pixel clock rate of 165 MHz for HDMI.

Table 11. Component Processor Pixel Output Pin Map (P29 to P20)

			Output of Data Port Pins P[29:20]									
Processor <sup>1</sup>	Mode	Format	29	28	27	26	25	24	23	22	21	20
СР	Mode 1	Video output 8-bit 4:2:2 <sup>2</sup>										
СР	Mode 2	Video output 10-bit 4:2:2 <sup>2</sup>										
СР	Mode 3	Video output 12-bit 4:2:2 <sup>2</sup>					YCrCb[1:0]					
СР	Mode 4	Video output 12-bit 4:2:2 <sup>2</sup>						YCı	rCb[3:0]			
СР	Mode 5	Video output 12-bit 4:2:2 <sup>2</sup>										
СР	Mode 6	Video output 16-bit 4:2:2 <sup>3, 4</sup>										
СР	Mode 7	Video output 20-bit 4:2:2 <sup>3, 4</sup>										
СР	Mode 8	Video output 20-bit 4:2:2 <sup>3,4</sup>	Y	[1:0]	CrC	b[1:0]						
СР	Mode 9	Video output 24-bit 4:2:2 <sup>3, 4</sup>		CrCb[1:0] Y[1:0]								
СР	Mode 10	Video output 24-bit 4:2:2 <sup>3, 4</sup>		Cro	Cb[3:0]			`	Y[3:0]			
СР	Mode 11	Video output 24-bit 4:2:2 <sup>3, 4</sup>				Cro	Cb[11:4]					
СР	Mode 12	Video output 24-bit 4:4:4 <sup>3, 4</sup>			CHC[7:0]	] (for exai	mple, B[7:0	)] or Cb[7:0	)])			
СР	Mode 13	Video output 24-bit 4:4:4 <sup>3, 4</sup>			CHB[7:0	] (for exa	mple, R[7:	0] or Cr[7:0	])			
СР	Mode 14	Video output 24-bit 4:4:4 <sup>3, 4</sup>			CHB[7:0	] (for exa	mple, R[7:	0] or Cr[7:0	])			
СР	Mode 15	Video output 24-bit 4:4:4 <sup>3,4</sup>			CHA[7:0	)] (for exa	mple, G[7	:0] or Y[7:0	])			
СР	Mode 16	Video output 30-bit 4:4:4 <sup>3,4</sup>				CHC[9:0	] (for exan	nple, B[9:0]	or Cb[9:0	])	•	- 1
СР	Mode 17	Video output 30-bit 4:4:4 <sup>3,4</sup>				CHB[9:0	)] (for exar	mple, R[9:0	] or Cr[9:0]	)		
СР	Mode 18	Video output 30-bit 4:4:4 <sup>3,4</sup>				CHB[9:0	)] (for exar	nple, R[9:0	] or Cr[9:0]	)		
СР	Mode 19	Video output 30-bit 4:2:2 <sup>3,4</sup>		CHA[9:0] (for example, G[9:0] or Y[9:0])								

<sup>&</sup>lt;sup>1</sup> The CP processor uses the digitizer or HDMI as input. <sup>2</sup> Maximum pixel clock rate of 54 MHz. <sup>3</sup> Maximum pixel clock rate of 170 MHz for analog digitizer. <sup>4</sup> Maximum pixel clock rate of 165 MHz for HDMI.

## **REGISTER MAP ARCHITECTURE**

The ADV7441A registers are controlled via a 2-wire serial (I<sup>2</sup>C-compatible) interface. The ADV7441A has eight maps, each with a unique I<sup>2</sup>C address. The state of the ALSB pin (Pin 13) sets Bit 2 of each register map address in Table 12.

Table 12. Register Map Addresses

Register Map	Default Address with ALSB = Low	Default Address with ALSB = High	Programmable Address	Location Where Address Can Be Programmed
User Map	0x40	0x42	Not programmable	N/A
User Map 1	0x44	0x46	Programmable	User Map 2, Register 0xEB
User Map 2	0x60	0x62	Programmable	User Map, Register 0x0E
VDP Map	0x48	0x4A	Programmable	User Map 2, Register 0xEC
Reserved Map	0x4C	0x4E	Programmable	User Map 2, Register 0xEA
HDMI Map	0x68	0x6A	Programmable	User Map 2, Register 0xEF
Repeater KSV Map	0x64	0x66	Programmable	User Map 2, Register 0xED
EDID Map	0x6C	0x6E	Programmable	User Map 2, Register 0xEE




Figure 7. Register Map Access Through the Main  $l^2C$  Port

# TYPICAL CONNECTION DIAGRAM




Figure 8. Typical Connection Diagram

## RECOMMENDED EXTERNAL LOOP FILTER COMPONENTS

Note that the external loop filter components for the ELPF and AUDIO\_ELPF pins should be placed as close as possible to the respective pins. The recommended component values are specified in Figure 9 and Figure 10.




Figure 9. ELPF Components




Figure 10. AUDIO\_ELPF Components

## ADV7441A EVALUATION PLATFORM

Analog Devices has developed an advanced TV (ATV) evaluation platform for the ADV7441A decoder. The evaluation platform consists of a motherboard and two daughterboards. The motherboard features a Xilinx FPGA for digital processing and muxing functions. The motherboard also features three AD9742 devices (12-bit DACs) from Analog Devices. This allows the user to drive a VGA monitor with just the motherboard and front-end board.

The back end of the platform can be connected to a specially developed video output board from Analog Devices. This modular board features an Analog Devices encoder and an Analog Devices HDMI transmitter.

The front end of the platform consists of an ADV7441 evaluation board (EVAL-ADV7441AFEZ\_1). This evaluation board contains an ADV7441A decoder (see Table 13 for details). The evaluation board feeds the digital outputs from the ADV7441A decoder to the FPGA on the motherboard.

Table 13. Front-End Modular Board Details

Front-End Modular Board Model	On-Board Decoder	HDCP License Required				
EVAL-ADV7441AFEZ_1	ADV7441ABSTZ-170	Yes				




Figure 11. Functional Block Diagram of Evaluation Platform

# **OUTLINE DIMENSIONS**




Figure 12. 144-Lead Low Profile Quad Flat Package [LQFP] (ST-144) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model <sup>1</sup>	Notes	Temperature Range	Package Description	Package Option
ADV7441ABSTZ-170	2	−40°C to +85°C	144-Lead Low Profile Quad Flat Package [LQFP]	ST-144
ADV7441ABSTZ-110	2	-40°C to +85°C	144-Lead Low Profile Quad Flat Package [LQFP]	ST-144
ADV7441ABSTZ-5P	3, 4	-40°C to +85°C	144-Lead Low Profile Quad Flat Package [LQFP]	ST-144
EVAL-ADV7441AFEZ_1	2, 5, 6		Front-End Evaluation Board	

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

<sup>&</sup>lt;sup>2</sup> This part is programmed with internal HDCP keys. Customers must have HDCP adopter status (consult Digital Content Protection, LLC, for licensing requirements) to purchase any components with internal HDCP keys.

<sup>3</sup> Speed grade: 5 = 170 MHz. HDCP functionality: P = no HDCP functionality (professional version).

<sup>&</sup>lt;sup>4</sup> Professional version for non-HDCP encrypted applications. Purchaser is not required to be an HDCP adopter.

<sup>&</sup>lt;sup>5</sup> Front-end board for the ATV evaluation platform, fitted with ADV7441ABSTZ-170 decoder. See the ADV7441A Evaluation Platform section for details on the evaluation

<sup>&</sup>lt;sup>6</sup> An ATV motherboard is also required to process the ADV7441A digital outputs and achieve video output. An ATV video output board is optional to evaluate performance through an HDMI Tx and video encoder.

**NOTES** 

# **NOTES**

# **NOTES**

I<sup>2</sup>C refers to a communications protocol originally developed by Phillips Semiconductors (now NXP Semiconductors).

HDMI, the HDMI Logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC in the United States and other countries.

©2007–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

D06914-0-2/12(H)



www.analog.com