



ABSOLUTE MAXIMUM RATINGS						
PARAMETERS	LIMITS	UNITS				
+15V Supply (Pins 12)	0 to +16	Volts				
-15V Supply (Pin 13)	0 to -16	Volts				
+5V Supply (Pins 1, 10)	0 to +6	Volts				
-5V Supply (Pin 2, 14)	0 to -6	Volts				
Digital Input (Pin 8, 9, 32)	-0.3 to +Vpp +0.3	Volts				
Analog Input (Pin 3)	-5 to +5	Volts				
Lead Temperature (10 seconds)	+300	°C				

PHYSICAL/ENVIRONMENTAL							
PARAMETERS	MIN.	TYP.	MAX.	UNITS			
Operating Temp. Range, Case							
ADS-944MC	0	_	+70	°C			
ADS-944MM/883	- 55 —		+125	°C			
Thermal Impedance							
θјс	_	6	_	°C/Watt			
θса	_	24	_	°C/Watt			
Storage Temperature Range	-65	_	+150	°C			
Package Type 32-pin, metal-sealed, ceramic TDIP or SMT							
Weight	0.46 ounces (13 grams)						

FUNCTIONAL SPECIFICATIONS

 $(T_A = +25^{\circ}C, \pm V_{CC} = \pm 15V, \pm V_{DD} = +5V, V_{DD} = -5.2V, 5MHz$ sampling rate, and a minimum 3 minute warmup ① unless otherwise specified.)

	+25°C		0 TO +70°C		−55 TO +125°C					
ANALOG INPUT	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Input Voltage Range		±1.25	_	_	±1.25	_	_	±1.25	_	Volts
Input Resistance	500	550	_	500	550	_	500	550	<u> </u>	Ω
Input Capacitance	_	6	15	_	6	15	_	6	15	pF
DIGITAL INPUT										
Logic Levels										
Logic "1"	+2.0	_	_	+2.0	_	_	+2.0	_	_	Volts
Logic "0"	_	_	+0.8	_	_	+0.8	_	_	+0.8	Volts
Logic Loading "1"	_	_	+20	_	_	+20	_	_	+20	μA
Logic Loading "0" @	_	_	-20	_	_	-20	_		-20	μA
Start Convert Positive Pulse Width ③	40	80	_	40	80	_	40	80	_	ns
STATIC PERFORMANCE	40	00		40	00		40	00		110
Resolution	_	14	_	_	14	_	_	14	_	Bits
Integral Nonlinearity (fin = 10kHz)	_	±0.75			±0.75		_	±1.0		LSB
, ,			+1.2							
Differential Nonlinearity (fin = 10kHz)	-0.95	±0.5	1	-0.95 	±0.5	+1.2	-0.95 	±0.5 ±0.4	+1.5	LSB %FSR
Full Scale Absolute Accuracy	_	±0.15 ±0.1	±0.4 ±0.3		±0.15	±0.4 ±0.3		-	±1.1 ±0.9	
Bipolar Zero Error (Tech Note 2)	_	±0.1 ±0.2	±0.3 ±0.4		±0.1 ±0.2	±0.3 ±0.4	_	±0.3 ±0.3	±0.9 ±1.2	%FSR %FSR
Bipolar Offset Error (Tech Note 2)	_		1				_		1	
Gain Error (Tech Note 2)		±0.2	±0.4		±0.2	±0.4		±0.4	±1.8	%
No Missing Codes (fin = 10kHz)	14	_	_	14	_	_	14	_	_	Bits
DYNAMIC PERFORMANCE		ı			ı	I				
Peak Harmonics (–0.5dB)		0.5			0.5					
dc to 100kHz	_	-85	-77	-	-85	-75 -75	_	-81	-71	dB
100kHz to 1MHz	_	-78	-71	-	-78	-70	_	-75	-67	dB
1MHz to 2.5MHz	_	-75	-70	-	-75	-68	_	-71	-61	dB
Total Harmonic Distortion (–0.5dB)										
dc to 100kHz	_	-82	-76	-	-82	-74	_	-78	-70	dB
100kHz to 1MHz	_	–77	-70	-	-77	-70	_	-73	-65	dB
1MHz to 2.5MHz	_	-73	-68	-	-73	-65	_	-70	-60	dB
Signal-to-Noise Ratio (w/o distortion, -0.5dB)										
dc to 100kHz	73	76	_	73	76	_	71	75	_	dB
100kHz to 1MHz	73	76	_	73	76		71	75	_	dB
1 MHz to 2.5MHz	73	75	_	73	75	_	71	75	_	dB
Signal-to-Noise Ratio 4 (& distortion, -0.5dB)										
dc to 100kHz	71	75	_	71	75	_	68	73	_	dB
100kHz to 1MHz	70	73	_	69	73		65	71	_	dB
1MHz to 2.5MHz	68	71	_	66	71		62	69	_	dB
Noise	_	135	_	—	135	_	_	135	_	μVrms
Two-Tone Intermodulation Distortion										
(fin = 2.45MHz, 1.975MHz, fs = 5MHz, -0.5dB)	_	-82	_	—	-82	_	_	-82	_	dB
Input Bandwidth (–3dB)										
Small Signal (–20dB input)	_	20	_	-	20	_	_	20	_	MHz
Large Signal (-0.5dB input)	_	13	_	_	13	_	_	13	_	MHz
Feedthrough Rejection (fin = 2.5MHz)	_	90	_	_	90	_	_	90		dB
Slew Rate	_	±110	_	_	±110	_	_	±110	_	V/µs
Aperture Delay Time	_	+10	_	_	+10	_	_	+10	_	ns
Aperture Uncertainty	_	3	_	_	3	l –	_	3	_	ps rms
S/H Acquisition Time (to ±0.003%FSR, 2.5V step)	_	85	90	_	85	90	_	85	90	ns
Overvoltage Recovery Time ⑤	_	200	_	_	200	_	_	200	_	ns
A/D Conversion Rate	5	_	_	5	_	_	5	_	_	MHz
TVD OUTVOISION HAIG	J		_	1 3			J J		_	I IVII IZ



14-Bit, 5MHz Sampling A/D Converters

		+25°C			0 TO +70°C		_	-55 TO +125°	C	
DIGITAL OUTPUTS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Logic Levels										
Logic "1"	+2.4	_	_	+2.4	_	_	+2.4	—	<u> </u>	Volts
Logic "0"	_	_	+0.4	_	_	+0.4	_	—	+0.4	Volts
Logic Loading "1"	_	_	-4	_	_	-4	_	_	-4	mA
Logic Loading "0"	_	_	+4	_	_	+4	_	_	+4	mA
Delay, Edge of ENABLE to Output Data Valid/Invalid	_	_	10	_	_	10	_	_	10	ns
Output Coding	Offset Binary, Complementary Offset Binary, Two's Complement									
POWER REQUIREMENTS										
Power Supply Ranges®										
+15V Supply	+14.25	+15.0	+15.75	+14.25	+15.0	+15.75	+14.25	+15.0	+15.75	Volts
-15V Supply	-14.25	-15.0	-15.75	-14.25	-15.0	-15.75	-14.25	-15.0	-15.75	Volts
+5V Supply	+4.75	+5.0	+5.25	+4.75	+5.0	+5.25	+4.9	+5.0	+5.25	Volts
–5V Supply	-4.95	-5.2	-5.45	-4.95	-5.2	-5.45	-5.1	-5.2	-5.45	Volts
Power Supply Currents ⑦										
+15V Supply	_	+36	+45	_	+36	+45	_	+36	+45	mA
–15V Supply	_	-17	-35	_	-17	-35	_	-17	-35	mA
+5V Supply	_	+155	+200	-	+155	+200	–	+155	+200	mA
-5.2V Supply	_	-167	-175	_	-167	-175	_	-167	-175	mA
Power Dissipation	_	2.5	3.1	_	2.5	3.1	l —	2.5	3.1	Watts
Power Supply Rejection	_	_	±0.05	_	_	±0.05	l —	_	±0.05	%FSR/%V

Footnotes:

- ① All power supplies must be on before applying a start convert pulse. All supplies and the clock (START CONVERT) must be present during warmup periods. The device must be continuously converting during this time.
- \odot When COMP. BITS (pin 8) is low, logic loading "0" will be $-350\mu\text{A}$ for this pin.
- ③ An 80ns wide start convert pulse is used for all production testing. The start convert pulse should be between 40 80ns or 130 160ns to ensure proper operations. The latter range could be used for those applications requiring less than a 5MHz sampling rate.
- Effective bits is equal to:

$$\frac{(SNR + Distortion) - 1.76 + \left[20 \log \frac{Full Scale Amplitude}{Actual Input Amplitude} \right] }{6.02}$$

- ⑤ This is the time required before the A/D output data is valid after the analog input is back within the specified range.
- The minimum supply voltages of +4.9V and -5.1V for ±VDD are required for -55°C operations only. The minimum limits are +4.75V and -4.95V when operating at +125°C.
- ⑦ Typical +5V and −5.2V current drain breakdowns are as follows:

TECHNICAL NOTES

- 1. Obtaining fully specified performance from the ADS-944 requires careful attention to pc-card layout and power supply decoupling. The device's analog and digital ground systems are not connected to each other internally. For optimal performance, tie all ground pins (4, 6, 11, and 15) directly to a large *analog* ground plane beneath the package. Bypass all power supplies to ground with 4.7μF tantalum capacitors in parallel with 0.1μF ceramic capacitors. *It is very important that the bypass capacitors be located as close to the unit as possible.* Inductors or ferrite beads can also be used to improve the power supply filtering. Refer to Figure 4, the ADS-944 Evaluation Board Schematic, for more details.
- The ADS-944 achieves its specified accuracies without the need for external calibration. If required, the device's small initial offset and gain errors can be reduced to zero using the adjustment circuitry shown in Figure 2. When using this circuitry, or any similar offset and gain-calibration hardware, make adjustments following warmup. To avoid interaction, always adjust offset before gain.
- 3. Pin 8 (COMP. BITS) selects the ADS-944's digital output coding. When a logic "1" is applied to pin 8, the output coding is complementary offset binary. When pin 8 has a logic "0" applied, the output coding becomes offset binary. The MSB output (pin 31) may be used under these conditions to achieve two's complement coding. Pin 8 is TTLcompatible and can be

- driven with digital logic for those who want dynamic control of its function. There is an internal pull-up resistor on this pin, allowing pin 8 to be either connected to +5V or left open when a logic "1" is needed.
- 4. To enable the three-state outputs, apply a logic "0" (low) to OUTPUT ENABLE (pin 9). To disable, apply a logic "1" (high) to pin 9.
- 5. Applying a start convert pulse while a conversion is in progress (EOC = logic "1") initiates a new and inaccurate conversion cycle. Data for the interrupted and subsequent conversions will be invalid.
- A passive bandpass filter is used at the input of the A/D for all production testing.
- 7. Though the ADS-944's digital outputs are capable of driving multiple LSTTL or HCT loads, we recommend the output bits and the $\overline{\text{EOC}}$ line each drive only a single gate. These gates should be located as close to the unit as possible. If they can not, 33Ω resistors placed in series with each output can aid in isolating pc run inductances. The ADS-944 digital outputs should not be connected directly to noisy digital busses.
- 8. Do not enable/disable or complement the output bits during the conversion process (from the falling edge of START CONVERT to the falling edge of $\overline{\text{EOC}}$).



CALIBRATION PROCEDURE (Refer to Figure 2 and Table 1)

Note: Connect pin 5 to ANALOG GROUND (pin 6) for operation without zero/offset adjustment. Connect pin 7 to ANALOG GROUND (pin 6) for operation without gain adjustment.

Any offset and/or gain calibration procedures should not be implemented until devices are fully warmed up. To avoid interaction, offset must be adjusted before gain. The ranges of adjustment for the circuit in Figure 2 are guaranteed to compensate for the ADS-944's initial accuracy errors and may not be able to compensate for additional system errors.

A/D converters are calibrated by positioning their digital outputs exactly on the transition point between two adjacent digital output codes. This can be accomplished by connecting LED's to the digital outputs and adjusting until certain LED's "flicker" equally between on and off. Other approaches employ digital comparators or microcontrollers to detect when the outputs change from one code to the next.

For the ADS-944, offset adjusting is normally accomplished at the point where the MSB is a 1 and all other output bits are 0's and the LSB just changes from a 0 to a 1. This digital output transition ideally occurs when the applied analog input is $\pm 1/2$ LSB ($\pm 76.3 \mu V$).

Gain adjusting is accomplished when all bits are 1's and the LSB just changes from a 1 to a 0. This transition ideally occurs when the analog input is at +full scale minus $1\frac{1}{2}$ LSB's (+1.249771).

Note: Due to inherent system noise, the averaging of several conversions may be needed to accurately adjust both offset and gain to 1LSB of accuracy.

Zero/Offset Adjust Procedure

- Apply a train of pulses to the START CONVERT input (pin 32) so the converter is continuously converting.
- 2. Apply +76.3µV to the ANALOG INPUT (pin 3).
- Adjust the offset potentiometer until the output bits are 10 0000 0000 0000 and the LSB flickers between 0 and 1 with pin 8 tied low (offset binary) or between 01 1111 1111 1111 and 01 1111 1111 1110 with pin 8 tied high (complementary offset binary).

Gain Adjust Procedure

- 1. Apply +1.249771V to the ANALOG INPUT (pin 3).
- Adjust the gain potentiometer until all output bits are 1's and the LSB flickers between 1 and 0 with pin 8 tied low (offset binary) or until all bits are 0's and the LSB flickers between 1 and 0 with pin 8 tied high (complementary offset binary).
- Two's complement coding requires using pin 31. With pin 8 tied low, adjust the gain trimpot until the output code flickers equally between 01 1111 1111 1110 and 01 1111 1111 1111.
- To confirm proper operation of the device, vary the applied input voltage to obtain the output coding listed in Table 1.




Figure 2. ADS-944 Connection Diagram



	OUTPUT CODING		INPUT RANGE	BIPOLAR
MSB LSB	MSB LSB	MSB LSB	±1.25V	SCALE
11 1111 1111 1111	00 0000 0000 0000	01 1111 1111 1111	+1.249847	+FS -1 LSB
11 1000 0000 0000	00 1111 1111 1111	01 1000 0000 0000	+0.937500	+3/4 FS
11 0000 0000 0000	00 1111 1111 1111	01 0000 0000 0000	+0.625000	+1/2FS
10 0000 0000 0000	01 1111 1111 1111	00 0000 0000 0000	0.000000	0
01 0000 0000 0000	10 1111 1111 1111	11 0000 0000 0000	-0.625000	-1/2FS
00 1000 0000 0000	11 0111 1111 1111	10 1000 0000 0000	-0.937500	-3/4FS
00 0000 0000 0001	11 1111 1111 1110	10 0000 0000 0001	-1.249847	–FS +1 LSB
00 0000 0000 0000	11 1111 1111 1111	10 0000 0000 0000	-1.250000	–FS
OFFSET BINARY	COMP. OFF. BIN.	TWO'S COMP.		

Table 1. Output Coding

TIMING

The ADS-944 is an edge-triggered device. A conversion is initiated by the rising edge of the start convert pulse and no additional external timing signals are required. The device does not employ "pipeline" delays to increase its throughput rate. It does not require multiple start convert pulses to bring valid digital data to its output pins.

Approximately 10ns after the rising edge of the start convert signal, the ADS-944's internal sample-hold amplifier is driven into the hold mode by the internal S/H control line. After a 35ns delay to allow for S/H output transient settling, the conversion process begins, and the EOC line (pin 16) is driven high. The complete A/D conversion requires approximately 150ns. The falling of EOC signals that the conversion is now complete and digital output data is now valid.

This device actually guarantees that digital output data will be valid for 10ns prior to the falling edge of EOC. Therefore, EOC can be used to latch data into external registers that have appropriate setup times. Any other available timing edges, including a delayed EOC or the rising edge of the next EOC pulse, can also be used for this purpose.


The falling edge of the start convert pulse, though irrelevant to device timing, can cause conversion errors if it occurs at certain times. Therefore, the recommended start convert pulse width is between 40 and 80ns or between 130 and 160ns. DATEL performs ADS-944 production testing at the full 5MHz sampling rate using 80ns start convert pulses.

THERMAL REQUIREMENTS

All DATEL sampling A/D converters are fully characterized and specified over operating temperature (case) ranges of 0 to $+70^{\circ}$ C and -55 to $+125^{\circ}$ C. All room-temperature (TA = $+25^{\circ}$ C) production testing is performed without the use of heat sinks or forced-air cooling. Thermal impedance figures for each device are listed in their respective specification tables.

These devices do not normally require heat sinks, however, standard precautionary design and layout procedures should be used to ensure devices do not overheat. The ground and power planes beneath the package, as well as all pcb signal runs to and from the device, should be as heavy as possible to help conduct heat away from the package.

Electrically-insulating, thermally-conductive "pads" may be installed underneath the package. Devices should be soldered to boards rather than "socketed", and of course, minimal air flow over the surface can greatly help reduce the package temperature.



Note: Scale is approximately 10ns per division.

① START CONVERT pulse width: 40 to 80ns or 130 to 160ns.

Figure 3. ADS-944 Timing Diagram






Figure 4. Typical ADS-944 Dynamic Performance vs. Input Frequency at +25°C




Figure 5. ADS-944 FFT





Figure 6. ADS-944 Histogram and Differential Nonlinearity











Figure 8. ADS-944 Grounded Input Histogram

The histogram in Figure 8 represents the typical peak-to-peak noise (including quantization noise) associated with the ADS-944. 16.384 conversions were processed with the input to the ADS-944 tied to analog ground.



MECHANICAL DIMENSIONS INCHES (mm)



ORDERING INFORMATION							
MODEL Number	OPERATING TEMP. RANGE	ACCESSORIES					
ADS-944MC	0 to +70°C	ADS-B944	Evaluation Board (without ADS-944)				
ADS-944MM	-55 to +125°C	HS-32	Heat Sink for all ADS-944 DDIP models				
ADS-944/883	-55 to +125°C	Receptacles for PC mounting can be ordered through AMP Inc., Part					
Contact DATEL fo surface-mount (J or for MIL-STD-80 product specifica	-lead) packaging 83 or DESC SMD	1 # 3-331272-8 (C	Component Lead Socket), 24 required.				

DATEL is a registered trademark of Murata Power Solutions, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 USA ITAR and ISO 9001/14001 REGISTERED

Murata Power Solutions, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.

© 2011 Murata Power Solutions, Inc