TABLE OF CONTENTS

| Features |
|--|
| Applications1 |
| Typical Applications Circuit1 |
| General Description 1 |
| Revision History 2 |
| Specifications |
| Timing Specifications 5 |
| Absolute Maximum Ratings7 |
| Thermal Resistance |
| ESD Caution7 |
| Pin Configurations and Function Descriptions |
| Typical Performance Characteristics |
| Terminology13 |
| Theory of Operation14 |
| Circuit Information14 |
| Converter Operation14 |
| Typical Connection Diagram15 |
| Analog Inputs16 |

REVISION HISTORY

7/2020-Rev. 0 to Rev. A

| Changes to Features Section, Figure 1, and Table 1 | . 1 |
|--|-----|
| Changes to Specifications Section and Table 2 | . 3 |
| Added Endnote 1, Table 3 | . 5 |
| Added Table 4; Renumbered Sequentially | . 6 |
| Changes to Table 5 | . 7 |
| 6 | |

| Driver Amplifier Choice | 16 |
|---|----|
| Single to Differential Driver | 17 |
| Voltage Reference Input | 17 |
| Power Supply | 17 |
| Digital Interface | 17 |
| CS Mode, 3-Wire, Without Busy Indicator | 18 |
| CS Mode 3-Wire, with Busy Indicator | 19 |
| CS Mode, 4-Wire, Without Busy Indicator | 20 |
| CS Mode 4-Wire with Busy Indicator | 21 |
| Chain Mode, Without Busy Indicator | 22 |
| Chain Mode with Busy Indicator | 23 |
| Applications Information | 24 |
| Interfacing to Blackfin DSP | 24 |
| Layout | 24 |
| Evaluating AD7915/AD7916 Performance | 25 |
| Outline Dimensions | 26 |
| Ordering Guide | 26 |

| Added Thermal Resistance Section and Table 67 |
|---|
| Changes to Figure 29 15 |
| Changes to Driver Amplifier Choice Section and Table 9 16 |
| Changes to Voltage Reference Input Section and Power Supply |
| Section |
| Deleted Figure 50; Renumbered Sequentially |

3/2015—Revision 0: Initial Version

SPECIFICATIONS

VDD = 2.5 V, VIO = 1.71 V to 5.5 V, V_{REF} = 5 V, T_A = -40°C to +125°C, unless otherwise noted.

Table 2.

| Parameter | Test Conditions/Comments | Min | Тур | Мах | Unit |
|--|---|------------------------------|-----------------------------|------------------------------|------------------|
| RESOLUTION | | 16 | | | Bits |
| ANALOG INPUT | | | | | |
| Voltage Range | IN + - IN - | $-V_{REF}$ | | $+V_{REF}$ | V |
| Absolute Input Voltage | IN+, IN– | -0.1 | | $V_{REF} + 0.1$ | V |
| Common-Mode Input Range | IN+, IN– | $V_{\text{REF}} 	imes 0.475$ | $V_{\text{REF}} \times 0.5$ | $V_{\text{REF}} 	imes 0.525$ | V |
| Analog Input Common-Mode Rejection Ratio (CMRR) | $f_{IN} = 450 \text{ kHz}$ | | 60 | | dB |
| Leakage Current at 25°C | Acquisition phase | | 1 | | nA |
| Input Impedance | | See th | e Analog Inpu | ts section | |
| ACCURACY | | | | | |
| No Missing Codes | | 16 | | | Bits |
| Differential Nonlinearity (DNL) Error | $V_{REF} = 5 V$ | -0.9 | ±0.4 | +0.9 | LSB ¹ |
| | $V_{REF} = 2.5 V$ | | ±0.5 | | LSB ¹ |
| Integral Nonlinearity (INL) Error | $V_{REF} = 5 V$ | -1 | ±0.4 | +1 | LSB ¹ |
| | $V_{REF} = 2.5 V$ | | ±0.5 | | LSB ¹ |
| Transition Noise | $V_{REF} = 5 V$ | | 0.75 | | LSB ¹ |
| | $V_{REF} = 2.5 V$ | | 1.2 | | LSB ¹ |
| Gain Error ² | T _{MIN} to T _{MAX} | -10 | 0 | +10 | LSB ¹ |
| Gain Error Temperature Drift | | | ±0.23 | | ppm/°C |
| Zero Error ² | T _{MIN} to T _{MAX} | -0.5 | ±0.08 | +0.5 | mV |
| Zero Temperature Drift | | | 0.28 | | ppm/°C |
| Power Supply Sensitivity | $VDD = 2.5 V \pm 5\%$ | | ±0.1 | | dB |
| THROUGHPUT | | | | | |
| AD7915 Conversion Rate | VIO > 2.3 V | 0 | | 1 | MSPS |
| | $VIO \le 2.3 V$ | 0 | | 833 | kSPS |
| AD7916 Conversion Rate | | 0 | | 500 | kSPS |
| Transient Response | Full-scale step | - | | 290 | ns |
| AC ACCURACY | | | | | |
| Dynamic Range | $V_{REF} = 5 V$ | | 95.5 | | dB ³ |
| 2) hanne hange | $V_{\text{REF}} = 2.5 \text{ V}$ | | 92 | | dB ³ |
| Oversampled Dynamic Range ⁴ | $f_0 = 10 \text{ kSPS}$ | | 113.5 | | dB ³ |
| Signal-to-Noise Ratio (SNR) | $f_{IN} = 1 \text{ kHz}, V_{REF} = 5 \text{ V}$ | 93 | 94 | | dB ³ |
| Signal to Holse hallo (Shili) | $f_{IN} = 1 \text{ kHz}, V_{REF} = 2.5 \text{ V}$ | 89 | 91 | | dB ³ |
| Spurious-Free Dynamic Range (SFDR) | $f_{\rm IN} = 1 \text{ kHz}$ | | -118 | | dB ³ |
| Total Harmonic Distortion (THD) | $f_{\rm IN} = 1 \text{ kHz}$ | | -118.5 | | dB ³ |
| Signal-to-Noise-and-Distortion Ratio | $f_{IN} = 1 \text{ kHz}, V_{REF} = 5 \text{ V}$ | | 93.5 | | dB ³ |
| / | $f_{IN} = 1 \text{ kHz}, V_{REF} = 2.5 \text{ V}$ | | 90.5 | | dB³ |
| REFERENCE | | | | | |
| Voltage Range | | 2.4 | | 5.1 | v |
| Load Current | $V_{REF} = 5 V$ | | 330 | | μA |
| SAMPLING DYNAMICS | | | | | F 1 |
| –3 dB Input Bandwidth | | | 10 | | MHz |
| Aperture Delay | VDD = 2.5 V | | 2 | | ns |

| Parameter | Test Conditions/Comments | Min | Тур | Max | Unit |
|---------------------------------|---|-------------------------|------------------------------------|-----------------------------|-------------|
| DIGITAL INPUTS | | | | | |
| Logic Levels | | | | | |
| VIL | VIO > 3 V | -0.3 | | $+0.3 \times VIO$ | V |
| | $VIO \le 3 V$ | -0.3 | | $+0.1 \times \text{VIO}$ | V |
| VIH | VIO > 3 V | $0.7 \times \text{VIO}$ | | VIO + 0.3 | V |
| | $VIO \le 3 V$ | $0.9 \times \text{VIO}$ | | VIO + 0.3 | V |
| In | | -1 | | +1 | μΑ |
| Iн | | -1 | | +1 | μΑ |
| DIGITAL OUTPUTS | | | | | |
| Data Format | | Seria | l, 16 bits, twos | complement | |
| Pipeline Delay | | | on results avail er completed o | able immediately conversion | |
| V _{OL} | I _{SINK} = 500 μA | | | 0.4 | V |
| V _{он} | $I_{SOURCE} = -500 \ \mu A$ | VIO – 0.3 | | | V |
| POWER SUPPLIES | | | | | |
| VDD | | 2.375 | 2.5 | 2.625 | V |
| VIO | | 1.71 | | 5.5 | V |
| Standby Current ^{5, 6} | VDD and VIO = 2.5 V, $T_A = 25^{\circ}C$ | | 0.35 | | μA |
| AD7915 Power Dissipation | $VDD = 2.625 V$, $V_{REF} = 5 V$, $VIO = 3 V$ | | | | |
| Total | 10 kSPS throughput | | 70 | | μW |
| | 1 MSPS throughput | | 7 | 9 | mW |
| VDD Only | 1 MSPS throughput | | 4 | | mW |
| REF Only | 1 MSPS throughput | | 1.7 | | mW |
| VIO Only | 1 MSPS throughput | | 1.3 | | mW |
| AD7916 Power Dissipation | $VDD = 2.625 V$, $V_{REF} = 5 V$, $VIO = 3 V$ | | | | |
| Total | 500 kSPS throughput | | 3.7 | 4.5 | mW |
| VDD Only | 500 kSPS throughput | | 2 | | mW |
| REF Only | 500 kSPS throughput | | 0.85 | | mW |
| VIO Only | 500 kSPS throughput | | 0.85 | | mW |
| Energy per Conversion | | | 7.0 | | nJ/ samp |
| TEMPERATURE RANGE | | 1 | | | |
| Specified Performance | T _{MIN} to T _{MAX} | -40 | | +125 | °C |

¹ LSB means least significant bit. With the ±5 V input range, 1 LSB is 152.6 μV. ² See the Terminology section. These specifications include full temperature range variation but not the error contribution from the external reference. ³ All specifications expressed in decibels are referred to a full-scale range (FSR) and tested with an input signal at 0.5 dB below full scale, unless otherwise specified. ⁴ Dynamic range is obtained by oversampling the ADC running at a throughput, f_s, of 1 MSPS followed by postdigital filtering with an output word rate of f₀.

⁵ With all digital inputs forced to VIO or ground as required.

⁶ During acquisition phase.

TIMING SPECIFICATIONS

 $T_A = -40^{\circ}$ C to $+125^{\circ}$ C, VDD = 2.37 V to 2.63 V, VIO = 2.3 V to 5.5 V, $C_{LOAD_SDO} = 20$ pF, unless otherwise noted.

Table 3.

| Parameter ¹ | Symbol | Min | Тур | Мах | Unit |
|--|----------------------|------|-----|-----|------|
| AD7915 | | | | | |
| Throughput Rate | | | | 1 | MSPS |
| Conversion Time: CNV Rising Edge to Data Available | t _{conv} | 500 | | 710 | ns |
| Acquisition Time | t _{ACQ} | 290 | | | ns |
| Time Between Conversions | t _{cyc} | 1 | | | μs |
| AD7916 | | | | | |
| Throughput Rate | | | | 500 | kSPS |
| Conversion Time: CNV Rising Edge to Data Available | t _{conv} | 0.5 | | 1.6 | μs |
| Acquisition Time | t _{ACQ} | 400 | | | ns |
| Time Between Conversions | t _{cyc} | 2 | | | μs |
| CNV Pulse Width (CS Mode) | t _{cnvh} | 10 | | | ns |
| SCK Period (CS Mode) | t _{scк} | | | | |
| VIO Above 4.5 V | | 10.5 | | | ns |
| VIO Above 3 V | | 12 | | | ns |
| VIO Above 2.7 V | | 13 | | | ns |
| VIO Above 2.3 V | | 15 | | | ns |
| SCK Period (Chain Mode) | t _{scк} | | | | |
| VIO Above 4.5 V | | 11.5 | | | ns |
| VIO Above 3 V | | 13 | | | ns |
| VIO Above 2.7 V | | 14 | | | ns |
| VIO Above 2.3 V | | 16 | | | ns |
| SCK Low Time | t _{sckl} | 4.5 | | | ns |
| SCK High Time | t _{scкн} | 4.5 | | | ns |
| SCK Falling Edge to Data Remains Valid | t _{HSDO} | 3 | | | ns |
| SCK Falling Edge to Data Valid Delay | t _{DSDO} | | | | |
| VIO Above 4.5 V | | | | 9.5 | ns |
| VIO Above 3 V | | | | 11 | ns |
| VIO Above 2.7 V | | | | 12 | ns |
| VIO Above 2.3 V | | | | 14 | ns |
| CNV or SDI Low to SDO D15 MSB Valid (CS Mode) | t _{EN} | | | | |
| VIO Above 3 V | | | | 10 | ns |
| VIO Above 2.3 V | | | | 15 | ns |
| CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode) | t _{DIS} | | | 20 | ns |
| SDI Valid Setup Time from CNV Rising Edge (CS Mode) | t _{ssdicnv} | 5 | | | ns |
| SDI Valid Hold Time from CNV Rising Edge (CS Mode) | | 2 | | | ns |
| SCK Valid Setup Time from CNV Rising Edge (Chain Mode) | tssckcnv | 5 | | | ns |
| SCK Valid Hold Time from CNV Rising Edge (Chain Mode) | t _{HSCKCNV} | 5 | | | ns |
| SDI Valid Setup Time from SCK Falling Edge (Chain Mode) | tssdisck | 2 | | | ns |
| SDI Valid Hold Time from SCK Falling Edge (Chain Mode) | t _{HSDISCK} | 3 | | | ns |
| SDI High to SDO High (Chain Mode with Busy Indicator) | t _{DSDOSDI} | - | | 15 | ns |

¹ Timing parameters measured with respect to a falling edge are defined as triggered at x% VIO. Timing parameters measured with respect to a rising edge are defined as triggered at y% VIO. For VIO \leq 3 V, x = 90 and y = 10. For VIO > 3 V, x = 70 and y = 30. The minimum V_{IH} and maximum V_{IL} are used. See the Digital Inputs Specifications in Table 2.

VDD = 2.37 V to 2.63 V, VIO = 1.71 V to 2.3 V, $T_A = -40^{\circ}$ C to +125°C, unless otherwise stated.

| Parameter ¹ | Symbol | Min | Тур | Max | Unit |
|---|----------------------|-----|-----|-----|------|
| AD7915 | | | | | |
| Throughput Rate | | | | 833 | kSPS |
| Conversion Time: CNV Rising Edge to Data Available | t _{conv} | 500 | | 710 | ns |
| Acquisition Time | t _{ACQ} | 290 | | | ns |
| Time Between Conversions ² | tcyc | 1.2 | | | μs |
| AD7916 | | | | | |
| Throughput Rate | | | | 500 | kSPS |
| Conversion Time: CNV Rising Edge to Data Available | t _{conv} | 0.5 | | 1.6 | μs |
| Acquisition Time | t _{ACQ} | 400 | | | ns |
| Time Between Conversions | t _{cyc} | 2 | | | μs |
| CNV Pulse Width (CS Mode) | t _{cnvh} | 10 | | | ns |
| SCK Period (CS Mode) | tscк | 22 | | | ns |
| SCK Period (Chain Mode) | t _{scк} | 23 | | | ns |
| SCK Low Time | tscĸ∟ | 6 | | | ns |
| SCK High Time | tscкн | 6 | | | ns |
| SCK Falling Edge to Data Remains Valid | t _{HSDO} | 3 | | | ns |
| SCK Falling Edge to Data Valid Delay | t _{DSDO} | | 14 | 21 | ns |
| CNV or SDI Low to SDO D15 MSB Valid (CS Mode) | t _{EN} | | 18 | 40 | ns |
| CNV or SDI High or Last SCK Falling Edge to SDO High Impedance ($\overline{\text{CS}}$ Mode) | t _{DIS} | | | 20 | ns |
| SDI Valid Setup Time from CNV Rising Edge | tssdicnv | 5 | | | ns |
| SDI Valid Hold Time from CNV Rising Edge (CS Mode) | t hsdicnv | 10 | | | ns |
| SDI Valid Hold Time from CNV Rising Edge (Chain Mode) | t _{HSDICNV} | 0 | | | ns |
| SCK Valid Setup Time from CNV Rising Edge (Chain Mode) | t ssckcnv | 5 | | | ns |
| SCK Valid Hold Time from CNV Rising Edge (Chain Mode) | tнscкcnv | 5 | | | ns |
| SDI Valid Setup Time from SCK Falling Edge (Chain Mode) | t ssdisck | 2 | | | ns |
| SDI Valid Hold Time from SCK Falling Edge (Chain Mode) | t hsdisck | 3 | | | ns |
| SDI High to SDO High (Chain Mode with Busy Indicator) | tdsdosdi | | | 22 | ns |

¹ Timing parameters measured with respect to a falling edge are defined as triggered at x% VIO. Timing parameters measured with respect to a rising edge are defined as triggered at y% VIO. For VIO \leq 3 V, x = 90 and y = 10. For VIO > 3 V, x = 70 and y = 30. The minimum V_{IH} and maximum V_{IL} are used. See the Digital Inputs Specifications in Table 2.

² The time required to clock out N bits of data, t_{READ} , may be greater than t_{ACQ} depending on the magnitude of VIO. If t_{READ} is greater than t_{ACQ} , the throughput must be limited to ensure that all N bits are read back from the device.

ABSOLUTE MAXIMUM RATINGS

Table 5.

| 14010 01 | |
|------------------------------|---|
| Parameter | Rating |
| Analog Inputs | |
| IN+, IN– to GND ¹ | -0.3 V to V _{REF} + 0.3 V or ±130 mA |
| Supply Voltage | |
| REF, VIO to GND | –0.3 V to +6.0 V |
| VDD to GND | –0.3 V to +3.0 V |
| VDD to VIO | -6 V to +3 V |
| Digital Inputs to GND | –0.3 V to VIO + 0.3 V |
| Digital Output to GND | –0.3 V to VIO + 0.3 V |
| Storage Temperature | –65°C to +150°C |
| Range | |
| Junction Temperature | 150°C |
| Reflow Soldering | JEDEC Standard (J-STD-020) |

¹ See the Analog Inputs section for an explanation of IN+ and IN-.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{JC} is the junction to case thermal resistance.

Table 6. Thermal Resistance

| Package Type ¹ | θ」Α | οıc | Unit |
|---------------------------|------|------|------|
| RM-10 | 200 | 44 | °C/W |
| CP-10-9 | 48.7 | 2.96 | °C/W |

¹ Test Condition 1: thermal impedance simulated values are based on use of a 2S2P JEDEC PCB. See the Ordering Guide.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Downloaded from Arrow.com.

2583-005

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. 10-Lead MSOP Pin Configuration






Table 7. Pin Function Descriptions


| Pin No. | Mnemonic | Type ¹ | Description |
|---------|--------------------|-------------------|---|
| 1 | REF | AI | Reference Input Voltage. The REF range is 2.4 V to 5.1 V. This pin is referred to the GND pin and must be decoupled closely to the GND pin with a 10 μF capacitor. |
| 2 | VDD | Р | Power Supply. |
| 3 | IN+ | AI | Differential Positive Analog Input. |
| 4 | IN- | AI | Differential Negative Analog Input. |
| 5 | GND | Р | Power Supply Ground. |
| 6 | CNV | DI | Conversion Input. This input has multiple functions. On its leading edge, CNV initiates the conversions and |
| | | | selects the interface mode of the device: chain mode or chip select (\overline{CS}) mode. In \overline{CS} mode, the SDO pin is enabled when CNV is low. In chain mode, the data is read when CNV is high. |
| 7 | SDO | DO | Serial Data Output. The conversion result is output on this pin. It is synchronized to SCK. |
| 8 | SCK | DI | Serial Data Clock Input. When the device is selected, the conversion result is shifted out by this clock. |
| 9 | SDI/ CS | DI | Serial Data Input/Chip Select. This input has multiple functions. It selects the interface mode of the ADC as follows: |
| | | | Chain mode is selected if this pin is low during the CNV rising edge. In this mode, SDI/CS is used as a data input to daisy-chain the conversion results of two or more ADCs onto a single SDO line. The digital data level on SDI/CS is output on SDO with a delay of 16 SCK cycles. |
| | | | $\overline{\text{CS}}$ mode is selected if SDI/ $\overline{\text{CS}}$ is high during the CNV rising edge. In this mode, either SDI/ $\overline{\text{CS}}$ or CNV can enable the serial output signals when low. |
| 10 | VIO | Р | Input/Output Interface Digital Power. This pin is nominally at the same supply as the host interface (1.8 V, 2.5 V, 3 V, or 5 V). |
| | EP | | Exposed Pad. For the lead frame chip scale package (LFCSP), the exposed pad can be connected to GND. This connection is not required to meet the electrical performances. |


¹Al is analog input, P is power, Dl is digital input, and DO is digital output.

TYPICAL PERFORMANCE CHARACTERISTICS










12583-501

2583-412


12583-415





Rev. A | Page 10 of 27

Data Sheet


100 16.0 SNR SINAD 98 15.5 ENOB 96 15.0 94 SNR, SINAD (dB) 14.5 14.5 (14.5 14.0 (14.0 14.0 (14.0) 14.0 (14.0) 14.0 (14.0) 14.5 (14.0) 14.5 (14.0) 14.5 (14.0) 14.5 (14.0) 14.5 (14.0) 14.5 (14.0) 14.0 (14 92 90 88 13.5 86 13.0 84 12.5 82 80 12.0 12583-413 2.25 2.50 2.75 3.00 3.25 3.50 3.75 4.00 4.25 4.50 4.75 5.00 5.25 **REFERENCE VOLTAGE (V)**








AD7915/AD7916








Figure 18. SINAD vs. Input Frequency




Figure 22. Operating Currents vs. VDD Voltage (AD7916)





Figure 23. Operating Currents vs. Temperature (AD7916)






Figure 25. Power-Down Currents vs. Temperature




Figure 26. Operating Currents vs. Temperature (AD7915)

TERMINOLOGY

Integral Nonlinearity Error (INL)

INL refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (see Figure 29).

Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Zero Error

Zero error is the difference between the ideal midscale voltage, that is, 0 V, and the actual voltage producing the midscale output code, that is, 0 LSB.

Gain Error

The first transition (from 100 ... 00 to 100 ...01) occurs at a level $\frac{1}{2}$ LSB above nominal negative full scale (-4.999981 V for the ± 5 V range). The last transition (from 011 ... 10 to 011 ... 11) occurs for an analog voltage 1 $\frac{1}{2}$ LSB below the nominal full scale (+4.999943 V for the ± 5 V range). The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD as follows:

 $ENOB = (SINAD_{dB} - 1.76)/6.02$

ENOB is expressed in bits.

Noise-Free Code Resolution

Noise-free code resolution is the number of bits beyond which it is impossible to distinctly resolve individual codes. It is calculated as

Noise-Free Code Resolution = $log_2(2^N/Peak-to-Peak Noise)$ and is expressed in bits.

Effective Resolution

Effective resolution is calculated as

Effective Resolution = $\log_2(2^N/RMS \text{ Input Noise})$

and is expressed in bits.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

Dynamic Range

Dynamic range is the ratio of the rms value of the full scale to the total rms noise measured with the inputs shorted together. The value for dynamic range is expressed in decibels. It is measured with a signal at -60 dB so that it includes all noise sources and DNL artifacts.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

Signal-to-Noise-and-Distortion Ratio (SINAD)

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components that are less than the Nyquist frequency, including harmonics but excluding dc. The value of SINAD is expressed in decibels.

Aperture Delay

Aperture delay is the measure of the acquisition performance and is the time between the rising edge of the CNV input and when the input signal is held for a conversion.

Transient Response

Transient response is the time required for the ADC to accurately acquire its input after a full-scale step function is applied.

THEORY OF OPERATION




Figure 27. ADC Simplified Schematic

CIRCUIT INFORMATION

The AD7915/AD7916 are high speed, low power, single-supply, precise, 16-bit ADCs that use a successive approximation architecture.

The AD7916 can convert 500,000 samples per second (500 kSPS), whereas the AD7915 can convert 1,000,000 samples per second (1 MSPS); both devices power down between conversions. When operating at 1 MSPS, the AD7915 typically consumes 7 mW, making the ADC ideal for battery-powered applications.

The AD7915/AD7916 provide the user with an on-chip trackand-hold amplifier and do not exhibit any pipeline delay or latency, making these devices ideal for multiple multiplexed channel applications.

The AD7915/AD7916 can be interfaced to any 1.8 V to 5 V digital logic family. They are available in a 10-lead MSOP or a tiny 10-lead LFCSP that allows space savings and flexible configurations.

CONVERTER OPERATION

The AD7915/AD7916 are a successive approximation ADCs based on a charge redistribution digital-to-analog converter (DAC). Figure 28 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 18 binary-weighted capacitors, which are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the input of the comparator are connected to GND via SW+ and SW-. All independent switches are connected to the analog inputs. Therefore, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the IN+ and IN- inputs. When the acquisition phase is complete and the CNV input goes high, a conversion phase is initiated.

When the conversion phase begins, SW+ and SW– are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the IN+ and IN– inputs captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and REF, the comparator input varies by binary-weighted voltage steps ($V_{REF}/2$, $V_{REF}/4$... $V_{REF}/65,536$). The control logic toggles these switches, starting with the MSB, to bring the comparator back into a balanced condition. After the completion of this process, the device returns to the acquisition phase, and the control logic generates the ADC output code.

Because the AD7915/AD7916 have an on-board conversion clock, the serial clock, SCK, is not required for the conversion process.

Transfer Functions

The ideal transfer characteristics for the AD7915/AD7916 are shown in Figure 29 and Table 6.




Table 8. Output Codes and Ideal Input Voltages


| Description | Analog Input V _{REF} = 5 V | Digital Output Code (Hex) |
|------------------|--|------------------------------|
| +FSR – 1 LSB | +4.999847 V | 0x7FFF ¹ |
| Midscale + 1 LSB | +152.6 μV | 0x00001 |
| Midscale | 0 V | 0x00000 |
| Midscale – 1 LSB | –152.6 μV | 0xFFFF |
| –FSR + 1 LSB | -4.999847 V | 0x8001 |
| –FSR | -5 V | 0x8000 ² |

¹ This is also the code for an overranged analog input ($V_{N+} - V_{N-}$ above $V_{RF} - V_{GND}$). ² This is also the code for an underranged analog input ($V_{N+} - V_{N-}$ below V_{GND}).

TYPICAL CONNECTION DIAGRAM

Figure 30 shows an example of the recommended connection diagram for the AD7915/AD7916 when multiple supplies are available.

2583-022



¹SEE THE VOLTAGE REFERENCE INPUT SECTION FOR REFERENCE SELECTION. ²C_{REF} IS USUALLY A 10μF CERAMIC CAPACITOR (X5R). SEE THE RECOMMENDED LAYOUT IN FIGURE 49 AND FIGURE 50. ³SEE THE DRIVER AMPLIFIER CHOICE SECTION. ⁴RECOMMENDED FILTER CONFIGURATION. SEE THE ANALOG INPUTS SECTION.

Figure 29. Typical Application Diagram with Multiple Supplies

ANALOG INPUTS

Figure 31 shows an equivalent circuit of the input structure of the AD7915/AD7916.

The two diodes, D1 and D2, provide ESD protection for the analog inputs, IN+ and IN-. Care must be taken to ensure that the analog input signal does not exceed the reference input voltage (REF) by more than 0.3 V. If the analog input signal exceeds this level, the diodes become forward-biased and start conducting current. These diodes can handle a forward-biased current of 130 mA maximum. However, if the supplies of the input buffer (for example, the supplies of the ADA4805-1 or ADA4805-2, shown as ADA4805-x in Figure 30) are different from those of REF, the analog input signal may eventually exceed the supply rails by more than 0.3 V. In such a case (for example, an input buffer with a short circuit), the current limitation can be used to protect the device.




Figure 30. Equivalent Analog Input Circuit

The analog input structure allows the sampling of the true differential signal between IN+ and IN-. By using these differential inputs, signals common to both inputs are rejected.




Figure 31. Analog Input CMRR vs. Frequency

During the acquisition phase, the impedance of the analog inputs (IN+ or IN–) can be modeled as a parallel combination of Capacitor C_{PIN} and the network formed by the series connection of R_{IN} and C_{IN}. C_{PIN} is primarily the pin capacitance. R_{IN} is typically 400 Ω and is a lumped component composed of serial resistors and the on resistance of the switches. C_{IN} is typically 30 pF and is mainly the ADC sampling capacitor.

During the sampling phase, when the switches are closed, the input impedance is limited to C_{PIN} . R_{IN} and C_{IN} make a one-pole, low-pass filter that reduces undesirable aliasing effects and limits noise.

When the source impedance of the driving circuit is low, the AD7915/AD7916 can be driven directly. Large source impedances significantly affect the ac performance, especially THD. The dc performances are less sensitive to the input impedance. The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency.

DRIVER AMPLIFIER CHOICE

Although the AD7915/AD7916 are easy to drive, the driver amplifier must meet the following requirements:

The noise generated by the driver amplifier must be kept as low as possible to preserve the SNR and transition noise performance of the AD7915/AD7916. The noise from the driver is filtered by the one-pole, low-pass filter of the AD7915/AD7916 analog input circuit made by R_{IN} and C_{IN} or by the external filter, if one is used. Because the typical noise of the AD7915/AD7916 is 60 μ V rms, the SNR degradation due to the amplifier is

$$SNR_{LOSS} = 20 \log \left(\frac{60}{\sqrt{60^2 + \frac{\pi}{2} f_{-3dB} (Ne_N)^2}} \right)$$

where:

 f_{-3dB} is the input bandwidth, in megahertz, of the AD7915/ AD7916 (10 MHz) or the cutoff frequency of the input filter, if one is used.

N is the noise gain of the amplifier (for example, 1 in buffer configuration).

 e_N is the equivalent input noise voltage of the op amp, in nV/\sqrt{Hz} .

- For ac applications, use a driver with a THD performance commensurate with the AD7915/AD7916.
- For multichannel, multiplexed applications, the driver amplifier and the AD7915/AD7916 analog input circuit must settle for a full-scale step onto the capacitor array at a 16-bit level (0.0015%, 15 ppm). In the data sheet of the amplifier, settling at 0.1% to 0.01% is more commonly specified. This settling may differ significantly from the settling time at a 16-bit level and must be verified prior to driver selection.

The Precision ADC Driver Tool can be used to model the settling behavior and to estimate the ac performance of the AD7915 with a selected driver and RC filter.

| Table 9. Recommended Driver Amplifiers ¹ |
|---|
|---|

| Tuble 37 Recommended Differ Timpiniers | | | | |
|--|--|--|--|--|
| Amplifier | Typical Application | | | |
| ADA4805-1/ ADA4805-2 | Low noise, small size, and low power | | | |
| ADA4807-1/ADA4807-2 | Very low noise and high frequency | | | |
| ADA4841-1/ ADA4841-2 | Low noise, low distortion and low power | | | |
| ADA4941-1 | Very low noise, low power single-to-differential | | | |
| ADA4945-1 | Low noise, low distortion, fully differential | | | |
| LTC6363 | Low power, low noise, fully differential | | | |

¹ For the latest recommended drivers, see the product recommendations listed on the AD7915/AD7916 product webpage.




Figure 32. Single-Ended to Differential Driver Circuit

SINGLE TO DIFFERENTIAL DRIVER

For applications using a single-ended analog signal, either bipolar or unipolar, the ADA4941-1 single-ended to differential driver allows a differential input to the device. The schematic is shown in Figure 33. The ADA4940-1, which is a fully differential amplifier, can be used as a single-ended to-differential driver as well.

R1 and R2 set the attenuation ratio between the input range and the ADC range (V_{REF}). R1, R2, and C_F are chosen depending on the desired input resistance, signal bandwidth, antialiasing, and noise contribution. For example, for the ±10 V range with a 4 k Ω impedance, R2 = 1 k Ω and R1 = 4 k Ω .

R3 and R4 set the common mode on the IN– input, and R5 and R6 set the common mode on the IN+ input of the ADC. Make sure that the common mode is close to $V_{REF}/2$. For example, for the ± 10 V range with a single supply, R3 = 8.45 k Ω , R4 = 11.8 k Ω , R5 = 10.5 k Ω , and R6 = 9.76 k Ω .

VOLTAGE REFERENCE INPUT

The AD7915/AD7916 voltage reference input, REF, has a dynamic input impedance and must, therefore, be driven by a low impedance source with efficient decoupling between the REF and GND pins, as explained in the Layout section.

When REF is driven by a very low impedance source (for example, a reference buffer using the AD8031, ADA4805-1 or the ADA4807-1), a 10 μ F (X5R, 0805 size) ceramic chip capacitor is appropriate for optimum performance.

If an unbuffered reference voltage is used, the decoupling value depends on the reference used. For instance, a 22 μ F (X5R, 1206 size) ceramic chip capacitor is appropriate for optimum performance using a low temperature drift reference, such as the ADR435, ADR445, LTC6655, or ADR4550.

If desired, a reference decoupling capacitor with values as small as 2.2 μ F can be used with a minimal impact on performance, especially DNL.

Regardless, there is no need for an additional lower value ceramic decoupling capacitor (for example, 100 nF) between the REF and GND pins.

POWER SUPPLY

The AD7915/AD7916 use two power supply pins: a core supply (VDD) and a digital input/output interface supply (VIO). VIO allows direct interface with any logic between 1.8 V and 5.5 V. To reduce the number of supplies needed, VIO and VDD can be tied together. When VIO is greater than or equal to VDD, the AD7915/AD7916 are insensitive to power supply sequencing. In normal operation, if the magnitude of VIO is less than the magnitude of VDD, VIO must be applied before VDD. Additionally, they are insensitive to power supply variations over a wide frequency range, as shown in Figure 34.




Figure 33. Power Supply Rejection Ratio (PSRR) vs. Frequency

The AD7915/AD7916 power down automatically at the end of each conversion phase.

DIGITAL INTERFACE

Although the AD7915/AD7916 have a reduced number of pins, they offer flexibility in their serial interface modes.

When in CS mode, the AD7915/AD7916 are compatible with SPI, QSPI[™], MIRCROWIRE[™], digital hosts, and DSPs. In this mode, the AD7915/AD7916 can use either a 3-wire or 4-wire interface. A 3-wire interface using the CNV, SCK, and SDO signals minimizes wiring connections, which is useful, for instance, in isolated applications. A 4-wire interface using the

 SDI/\overline{CS} , CNV, SCK, and SDO signals allows CNV, which initiates the conversions, to be independent of the readback timing (SDI). This is useful in low jitter sampling or simultaneous sampling applications.

When in chain mode, the AD7915/AD7916 provide a daisy-chain feature using the SDI input for cascading multiple ADCs on a single data line, similar to a shift register.

The mode in which the device operates depends on the SDI/ \overline{CS} level when the CNV rising edge occurs. \overline{CS} mode is selected if SDI/ \overline{CS} is high, and chain mode is selected if SDI/ \overline{CS} is low. The SDI/ \overline{CS} hold time is such that when SDI/ \overline{CS} and CNV are connected together, chain mode is always selected. In either mode, the AD7915/AD7916 offers the option of forcing a start bit in front of the data bits. This start bit can be used as a busy signal indicator to interrupt the digital host and to trigger the data reading. Otherwise, without a busy indicator, the user must time out the maximum conversion time prior to readback.

The busy indicator feature is enabled

• in $\overline{\text{CS}}$ mode if CNV or SDI is low when the ADC conversion ends (see Figure 38 and Figure 42).

• in chain mode if SCK is high during the CNV rising edge (see Figure 46).

CS MODE, 3-WIRE, WITHOUT BUSY INDICATOR

This mode is usually used when a single AD7915/AD7916 is connected to an SPI-compatible digital host. The connection diagram is shown in Figure 35, and the corresponding timing is given in Figure 36.

With SDI/ $\overline{\text{CS}}$ tied to VIO, a rising edge on CNV initiates a conversion, selects the $\overline{\text{CS}}$ mode, and forces SDO to high impedance. When the conversion is complete, the AD7915/AD7916 enter the acquisition phase and power down. When CNV goes low, the MSB is output onto SDO. The remaining data bits are clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided that it has an acceptable hold time. After the 16th SCK falling edge or when CNV goes high (whichever occurs first), SDO returns to high impedance.




Figure 34. CS Mode Without Busy Indicator, 3-Wire Connection Diagram (SDI High)




Figure 35. CS Mode Without Busy Indicator, 3-Wire Serial Interface Timing (SDI High)

CS MODE 3-WIRE, WITH BUSY INDICATOR

This mode is typically used when a single AD7915/AD7916 is connected to an SPI-compatible digital host having an interrupt input.

The connection diagram is shown in Figure 37, and the corresponding timing is given in Figure 38.

With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects the \overline{CS} mode, and forces SDO to high impedance. SDO is maintained in high impedance until the completion of the conversion irrespective of the state of CNV. Prior to the minimum conversion time, CNV can select other SPI devices, such as analog multiplexers, but CNV must be returned low before the minimum conversion time to guarantee the generation of the busy signal indicator. When the conversion is complete, SDO goes from high impedance to low. With a pull-up on the SDO line, this transition can be used as an interrupt signal to initiate the data reading controlled by the digital host. The AD7915/AD7916 then enters the acquisition phase and powers down. The data bits are clocked out, MSB first, by subsequent SCK falling edges. The data is valid on both

SCK edges. Although the rising edge can capture the data, a digital host using the SCK falling edge allows a faster reading rate provided it has an acceptable hold time. After the optional 17th SCK falling edge, or when CNV goes high (whichever occurs first), SDO returns to high impedance.

If multiple AD7915/AD7916 devices are selected at the same time, the SDO output pin handles this contention without damage or induced latch-up. Meanwhile, it is recommended to keep this contention as short as possible to limit extra power dissipation.




Figure 36. 3-Wire CS Mode with Busy Indicator Connection Diagram (SDI High)




Figure 37. 3-Wire \overline{CS} Mode with Busy Indicator Serial Interface Timing (SDI High)

{

CS MODE, 4-WIRE, WITHOUT BUSY INDICATOR

This mode is usually used when multiple AD7915/AD7916 devices are connected to an SPI-compatible digital host.

A connection diagram example using two AD7915/AD7916 devices is shown in Figure 39, and the corresponding timing is given in Figure 40.

With SDI high, a rising edge on CNV initiates a conversion, selects SDI/\overline{CS} mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data read back; if SDI/\overline{CS} and CNV are low, SDO is driven low. Prior to the minimum conversion time, SDI/\overline{CS} can be used to select other SPI devices, such as analog multiplexers, but SDI/\overline{CS} must be returned high before the

minimum conversion time elapses and then held high for the maximum possible conversion time. When the conversion is complete, the AD7915/AD7916 enter the acquisition phase and power down. Each ADC result can be read by bringing its SDI/CS input low, which consequently outputs the MSB onto SDO. The remaining data bits are then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided that it has an acceptable hold time. After the 16th SCK falling edge or when SDI/CS goes high (whichever occurs first), SDO returns to high impedance and another AD7915/AD7916 can be read.




Figure 38. CS Mode Without Busy Indicator, 4-Wire Connection Diagram




Figure 39. CS Mode Without Busy Indicator, 4-Wire Serial Interface Timing

CS MODE 4-WIRE WITH BUSY INDICATOR

This mode is usually used when a single AD7915/AD7916 is connected to an SPI-compatible digital host that has an interrupt input, and it is desired to keep CNV, which is used to sample the analog input, independent of the signal used to select the data reading. This requirement is particularly important in applications where low jitter on CNV is desired.

The connection diagram is shown in Figure 41, and the corresponding timing is given in Figure 42.

With SDI high, a rising edge on CNV initiates a conversion, selects the $\overline{\text{CS}}$ mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback (if SDI and CNV are low, SDO is driven low). Prior to the minimum conversion time, SDI can be used to select other SPI devices, such as analog multiplexers, but SDI must be returned low before the minimum conversion time elapses and then held low for the maximum conversion time to guarantee the generation of the busy signal indicator. When the conversion is complete, SDO goes from high impedance to low.

With a pull-up on the SDO line, this transition can be used as an interrupt signal to initiate the data readback controlled by the digital host. The AD7915/AD7916 then enters the acquisition phase and powers down. The data bits are clocked out, MSB first, by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate provided it has an acceptable hold time. After the optional 17th SCK falling edge or SDI going high, whichever is earlier, the SDO returns to high impedance.




Figure 40. 4-Wire \overline{CS} Mode with Busy Indicator Connection Diagram




Figure 41. 4-Wire \overline{CS} Mode with Busy Indicator Serial Interface Timing

CHAIN MODE, WITHOUT BUSY INDICATOR

This mode can be used to daisy-chain multiple AD7915/ AD7916 devices on a 3-wire serial interface. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

A connection diagram example using two AD7915/AD7916 devices is shown in Figure 43, and the corresponding timing is given in Figure 44.

When SDI/CS and CNV are low, SDO is driven low. With SCK low, a rising edge on CNV initiates a conversion, and selects the chain mode. In this mode, CNV is held high during the conversion phase and the subsequent data readback. When the

conversion is complete, the MSB is output onto SDO and the AD7915/AD7916 enter the acquisition phase and power down. The remaining data bits stored in the internal shift register are clocked by subsequent SCK falling edges. For each ADC, SDI feeds the input of the internal shift register and is clocked by the SCK falling edge. Each ADC in the chain outputs its data MSB first, and $16 \times N$ clocks are required to read back the N ADCs. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate and, consequently, more AD7915/AD7916 devices in the chain, provided that the digital host has an acceptable hold time. The maximum conversion rate may be reduced due to the total readback time.




Figure 42. Chain Mode Without Busy Indicator Connection Diagram




Figure 43. Chain Mode Without Busy Indicator Serial Interface Timing

CHAIN MODE WITH BUSY INDICATOR

This mode can also be used to daisy-chain multiple AD7915/ AD7916 devices on a 3-wire serial interface while providing a busy indicator. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

A connection diagram example using three AD7915/AD7916 devices is shown in Figure 45, and the corresponding timing is given in Figure 46.

When SDI and CNV are low, SDO is driven low. With SCK high, a rising edge on CNV initiates a conversion, selects the chain mode, and enables the busy indicator feature. In this mode, CNV is held high during the conversion phase and the subsequent data readback. When all ADCs in the chain have completed their conversions, the SDO pin of the ADC closest to the digital host (see the AD7915/AD7916 ADC labeled C in Figure 45) is driven high. This transition on SDO can be used as a busy indicator to trigger the data readback controlled by the digital host. The AD7915/AD7916 then enter the acquisition phase and powers down. The data bits stored in the internal shift register are clocked out, MSB first, by subsequent SCK falling edges. For each ADC, SDI feeds the input of the internal shift register and is clocked by the SCK falling edge. Each ADC in the chain outputs its data MSB first, and $16 \times N + 1$ clocks are required to readback the N ADCs. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate and, consequently, more AD7915/AD7916 devices in the chain, provided that the digital host has an acceptable hold time.




Figure 44. Chain Mode with Busy Indicator Connection Diagram




Figure 45. Chain Mode with Busy Indicator Serial Interface Timing

APPLICATIONS INFORMATION INTERFACING TO BLACKFIN DSP

The AD7915/AD7916 can easily connect to a Blackfin[®] DSP SPI or SPORT. The SPI configuration is straightforward using the standard SPI interface, as shown in Figure 47.




Figure 46. Typical Connection to Blackfin SPI Interface

Similarly, the SPORT interface can be used to interface to this ADC. The SPORT interface has some benefits in that it can use direct memory access (DMA) and provides a lower jitter CNV signal generated from a hardware counter.

Some glue logic may be required between SPORT and the AD7915/AD7916 interface. The evaluation board for the AD7915/AD7916 interfaces directly to the SPORT of the Blackfin-based (ADSP-BF527) SDP board. The configuration used for the SPORT interface requires the addition of some glue logic as shown in Figure 48. The SCK input to the ADC was gated off when CNV was high to keep the SCK line static while converting the data, thereby ensuring the best integrity of the result. This approach uses an AND gate and a NOT gate for the SCK path. The other logic gates used on the RSCLK and RFS paths are for delay matching purposes and may not be necessary when path lengths are short.

This is one approach to using the SPORT interface for this ADC; there may be other solutions similar to this approach.

LAYOUT

Design the printed circuit board that houses the AD7915/ AD7916 so that the analog and digital sections are separated and confined to certain areas of the board. The pinout of the AD7915/AD7916, with its analog signals on the left side and its digital signals on the right side, eases this task.

Avoid running digital lines under the device because these couple noise onto the die, unless a ground plane under the AD7915/AD7916 is used as a shield. Do not run fast switching signals, such as CNV or clocks, near analog signal paths. Avoid crossover of digital and analog signals.

Using at least one ground plane is recommended. The ground plane can be common or split between the digital and analog sections. In the latter case, join the planes underneath the AD7915/AD7916 devices.

The AD7915/AD7916 voltage reference input, REF, has a dynamic input impedance. Decouple REF with minimal parasitic inductances by placing the reference decoupling ceramic capacitor close to, but ideally right up against, the REF and GND pins and connecting them with wide, low impedance traces.

Finally, decouple the power supplies of the AD7915/AD7916, VDD and VIO, with ceramic capacitors, typically 100 nF, placed close to the AD7915/AD7916 and connected using short, wide traces to provide low impedance paths and to reduce the effect of glitches on the power supply lines.

An example of a layout following these rules is shown in Figure 49 and Figure 50.




Figure 47. Evaluation Board Connection to Blackfin Sport Interface

EVALUATING AD7915/AD7916 PERFORMANCE

Other recommended layouts for the AD7915/AD7916 are outlined in UG-340, the user guide of the evaluation board for the AD7915/AD7916 (EVAL-AD7915SDZ/EVAL-AD7916SDZ). The evaluation board package includes a fully assembled and tested evaluation board, the user guide, and software for controlling the board from a PC via the EVAL-SDP-CB1Z.




Figure 48. Recommended Layout of the AD7915/AD7916 (Top Layer)




Figure 49. Recommended Layout of the AD7915/AD7916 (Bottom Layer)

Data Sheet

OUTLINE DIMENSIONS




Figure 51. 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] 3 mm × 3 mm Body, Very Very Thin, Dual Lead (CP-10-9) Dimensions shown in millimeters

ORDERING GUIDE

| Model ^{1, 2, 3} | Temperature Range | Package Description | Package Option | Ordering Quantity | Branding |
|--------------------------|-------------------|---|-------------------|----------------------|----------|
| AD7915BRMZ | -40°C to +125°C | 10-Lead MSOP, Tube | RM-10 | 50 | C85 |
| AD7915BRMZ-RL7 | -40°C to +125°C | 10-Lead MSOP, 7" Tape and Reel | RM-10 | 1,000 | C85 |
| AD7915BCPZ-RL7 | -40°C to +125°C | 10-Lead LFCSP_WD, 7" Tape and Reel | CP-10-9 | 1,500 | C87 |
| AD7916BRMZ | -40°C to +125°C | 10-Lead MSOP, Tube | RM-10 | 50 | C86 |
| AD7916BRMZ-RL7 | -40°C to +125°C | 10-Lead MSOP, 7" Tape and Reel | RM-10 | 1,000 | C86 |
| AD7916BCPZ-RL7 | -40°C to +125°C | 10-Lead LFCSP_WD, 7" Tape and Reel | CP-10-9 | 1,500 | C87 |
| EVAL-AD7915SDZ | | Evaluation Board | | | |
| EVAL-AD7916SDZ | | Evaluation Board | | | |
| EVAL-SDP-CB1Z | | System Demonstration Board, Used as a Controller Board for Data Transfer via a USB Interface to PC | | | |

 1 Z = RoHS Compliant Part.

² The EVAL-AD7915DZ and EVAL-AD7916SDZ boards can be used as standalone evaluation boards, or in conjunction with the EVAL-SDP-CB1Z for evaluation and

demonstration purposes.

³ The EVAL-SDP-CB1Z board allows a PC to control and communicate with all Analog Devices, Inc., evaluation boards ending in the SD designator.

NOTES



www.analog.com

©2015–2020 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D12583-7/20(A)