

## TABLE OF CONTENTS

Features .....	1	Overview .....	10
Interface .....	1	Filter, Data Rate, and Settling Time .....	10
Applications .....	1	Gain .....	10
Functional Block Diagram .....	1	Power-Down/Reset ( $\overline{\text{PDRST}}$ ) .....	10
General Description .....	1	Analog Input Channel .....	10
Revision History .....	2	Bipolar Configuration .....	10
Specifications .....	3	Data Output Coding .....	11
Timing Characteristics .....	5	Reference .....	11
Timing Diagrams .....	5	Digital Interface .....	11
Absolute Maximum Ratings .....	6	Grounding and Layout .....	12
Thermal Resistance .....	6	Applications Information .....	13
ESD Caution .....	6	Temperature System .....	13
Pin Configuration and Function Descriptions .....	7	Signal Conditioning Circuit .....	13
Typical Performance Characteristics .....	8	Outline Dimensions .....	14
Output Noise and Resolution Specifications .....	9	Ordering Guide .....	14
ADC Circuit Information .....	10		

## REVISION HISTORY

### 6/2016—Rev. B to Rev. C

Change to Figure 14 .....	13
---------------------------	----

### 6/2015—Rev. A to Rev. B

Added Table Number; Renumbered Sequentially .....	1
Changed NC Pin (Pin 10) to GND Pin (Pin 10), Figure 5 .....	7

### 4/2013—Rev. 0 to Rev. A

Changes to Filter, Data Rate, and Settling Time Section .....	10
Changes to Temperature System Section .....	13
Updated Outline Dimensions .....	14
Changes to Ordering Guide .....	14

### 10/2009—Revision 0: Initial Version

## SPECIFICATIONS

$V_{DD} = 2.7\text{ V}$  to  $5.25\text{ V}$ ,  $V_{REF} = V_{DD}$ ,  $GND = 0\text{ V}$ , all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 2.

Parameter	Min	AD7171B <sup>1</sup> Typ	Max	Unit	Test Conditions/Comments
ADC CHANNEL					
Output Data Rate ( $f_{ADC}$ )		125		Hz	Settling time = $3/f_{ADC}$
No Missing Codes <sup>2</sup>	16			Bits	
Resolution Peak-to-Peak (p-p)		16		Bits	$V_{INX} = 0\text{ V}$ , $V_{REF} = V_{DD}$
Effective Resolution (ENOB)		16		Bits	$V_{INX} = 0\text{ V}$ , $V_{REF} = V_{DD}$
RMS Noise		See Table 7		$\mu\text{V}$	$V_{INX} = 0\text{ V}$ , $V_{REF} = V_{DD}$
Integral Nonlinearity		$\pm 0.4$		LSB	
Offset Error		$\pm 200$		$\mu\text{V}$	
Offset Error Drift vs. Temperature		$\pm 250$		nV/ $^{\circ}\text{C}$	
Full-Scale Error		$\pm 0.015$		% of FS	
Gain Drift vs. Temperature		$\pm 0.07$		LSB/ $^{\circ}\text{C}$	
Power Supply Rejection		85		dB	$V_{INX} = 1\text{ V}$
ANALOG INPUTS					
Differential Input Voltage Range		$\pm V_{REF}$		V	$V_{REF} = \text{REFIN}(+) - \text{REFIN}(-)$
Absolute AINx Voltage Limits <sup>2</sup>	$GND - 0.03$		$V_{DD} + 0.03$	V	
Average Input Current <sup>2</sup>		$\pm 400$		nA/V	Input current varies with input voltage
Average Input Current Drift		$\pm 60$		pA/V/ $^{\circ}\text{C}$	
DC Common-Mode Rejection		90		dB	$V_{INX} = 1\text{ V}$
REFERENCE					
External REFIN Voltage		$V_{DD}$		V	$\text{REFIN} = \text{REFIN}(+) - \text{REFIN}(-)$
Reference Voltage Range <sup>2</sup>	0.5		$V_{DD}$	V	
Absolute REFIN Voltage Limits <sup>2</sup>	$GND - 0.03$		$V_{DD} + 0.03$	V	
Average Reference Input Current		400		nA/V	
Average Reference Input Current Drift		$\pm 0.15$		nA/V/ $^{\circ}\text{C}$	
DC Common-Mode Rejection		110		dB	
INTERNAL CLOCK					
Frequency <sup>2</sup>	$64 - 5\%$		$64 + 5\%$	kHz	
LOGIC INPUTS					
SCLK, $\overline{\text{PDRST}}$ <sup>2</sup>					
Input Low Voltage, $V_{INL}$			0.4	V	$V_{DD} = 3\text{ V}$
			0.8	V	$V_{DD} = 5\text{ V}$
Input High Voltage, $V_{INH}$	1.8			V	$V_{DD} = 3\text{ V}$
	2.4			V	$V_{DD} = 5\text{ V}$
SCLK (Schmitt-Triggered Input) <sup>2</sup>					
Hysteresis		100		mV	$V_{DD} = 3\text{ V}$
		140		mV	$V_{DD} = 5\text{ V}$
Input Currents		$\pm 2$		$\mu\text{A}$	$V_{IN} = V_{DD}$ or $GND$
Input Capacitance		5		pF	All digital inputs

Parameter	AD7171B <sup>1</sup>			Unit	Test Conditions/Comments
	Min	Typ	Max		
LOGIC OUTPUT (DOUT/RDY)					
Output High Voltage, $V_{OH}$ <sup>2</sup>	$V_{DD} - 0.6$			V	$V_{DD} = 3\text{ V}$ , $I_{SOURCE} = 100\text{ }\mu\text{A}$
	4			V	$V_{DD} = 5\text{ V}$ , $I_{SOURCE} = 200\text{ }\mu\text{A}$
Output Low Voltage, $V_{OL}$ <sup>2</sup>			0.4	V	$V_{DD} = 3\text{ V}$ , $I_{SINK} = 100\text{ }\mu\text{A}$
			0.4	V	$V_{DD} = 5\text{ V}$ , $I_{SINK} = 1.6\text{ mA}$
Floating-State Leakage Current		$\pm 2$		$\mu\text{A}$	
Floating-State Output Capacitance		5		pF	
Data Output Coding	Offset binary				
POWER REQUIREMENTS <sup>3</sup>					
Power Supply Voltage					
$V_{DD} - \text{GND}$	2.7		5.25	V	
Power Supply Currents					
$I_{DD}$ Current		110	130	$\mu\text{A}$	$V_{DD} = 3\text{ V}$
		135	150	$\mu\text{A}$	$V_{DD} = 5\text{ V}$
$I_{DD}$ (Power-Down/Reset Mode)		5		$\mu\text{A}$	

<sup>1</sup> Temperature range is  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ .

<sup>2</sup> Specification is not production tested but is supported by characterization data at initial product release.

<sup>3</sup> Digital inputs equal to  $V_{DD}$  or GND.

## TIMING CHARACTERISTICS

$V_{DD} = 2.7\text{ V}$  to  $5.25\text{ V}$ ,  $GND = 0\text{ V}$ , Input Logic 0 =  $0\text{ V}$ , Input Logic 1 =  $V_{DD}$ , unless otherwise noted.

Table 3.

Parameter <sup>1, 2</sup>	Limit at $T_{MIN}$ , $T_{MAX}$	Unit	Test Conditions/Comments
READ			
$t_1$	100	ns min	SCLK high pulse width
$t_2$	100	ns min	SCLK low pulse width
$t_3^3$	0	ns min	SCLK active edge to data valid delay <sup>4</sup>
	60	ns max	$V_{DD} = 4.75\text{ V}$ to $5.25\text{ V}$
	80	ns max	$V_{DD} = 2.7\text{ V}$ to $3.6\text{ V}$
$t_4$	10	ns min	SCLK inactive edge to DOUT/RDY high
RESET			
$t_5$	100	ns min	PDRST low pulse width
$t_6$	25	ms typ	PDRST high to data valid delay

<sup>1</sup> Sample tested during initial release to ensure compliance. All input signals are specified with  $t_R = t_F = 5\text{ ns}$  (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of  $1.6\text{ V}$ .

<sup>2</sup> See Figure 3.

<sup>3</sup> These numbers are measured with the load circuit shown in Figure 2 and defined as the time required for the output to cross the  $V_{OL}$  or  $V_{OH}$  limits.

<sup>4</sup> SCLK active edge is the falling edge of SCLK.

## Timing Diagrams




Figure 2. Load Circuit for Timing Characterization




Figure 3. Read Cycle Timing Diagram




Figure 4. Resetting the AD7171

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 4.

Parameter	Rating
$V_{DD}$ to GND	$-0.3\text{ V to }+7\text{ V}$
Analog Input Voltage to GND	$-0.3\text{ V to }V_{DD} + 0.3\text{ V}$
Reference Input Voltage to GND	$-0.3\text{ V to }V_{DD} + 0.3\text{ V}$
Digital Input Voltage to GND	$-0.3\text{ V to }V_{DD} + 0.3\text{ V}$
Digital Output Voltage to GND	$-0.3\text{ V to }V_{DD} + 0.3\text{ V}$
$V_{INx}$ /Digital Input Current	10 mA
Operating Temperature Range	$-40^\circ\text{C to }+105^\circ\text{C}$
Storage Temperature Range	$-65^\circ\text{C to }+150^\circ\text{C}$
Maximum Junction Temperature	$150^\circ\text{C}$
Lead Temperature, Soldering	
Reflow	$260^\circ\text{C}$

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5.

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
10-Lead LFCSP	48.7	2.96	$^\circ\text{C/W}$

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 5. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	SCLK	Serial Clock Input. This serial clock input is for data transfers from the ADC. The SCLK has a Schmitt-triggered input. The serial clock can be continuous with all data transmitted in a constant train of pulses. Alternatively, it can be a noncontinuous clock with the information being transmitted from the ADC in smaller batches of data.
2	DOUT/ $\overline{\text{RDY}}$	Serial Data Output/Data Ready Output. DOUT/ $\overline{\text{RDY}}$ serves a dual purpose. DOUT/ $\overline{\text{RDY}}$ operates as a data ready pin, going low to indicate the completion of a conversion. In addition, it functions as a serial data output pin to access the <u>data</u> register of the ADC. Eight status bits accompany each data read. See Figure 13 for further details. The DOUT/ $\overline{\text{RDY}}$ falling edge can be used as an interrupt to a processor, indicating that new data is available. If the data is not read after the conversion, the pin goes high before the next update occurs.
3	AIN(+)	Analog Input. AIN(+) is the positive terminal of the differential analog input pair AIN(+)/AIN(-).
4	AIN(-)	Analog Input. AIN(-) is the negative terminal of the differential analog input pair AIN(+)/AIN(-).
5	REFIN(+)	Positive Reference Input. An external reference can be applied between REFIN(+) and REFIN(-). The nominal reference voltage (REFIN(+) – REFIN(-)) is 5 V, but the device can function with a reference of 0.5 V to $V_{\text{DD}}$ .
6	REFIN(-)	Negative Reference Input.
7, 10	GND	Ground Reference Point.
8	$V_{\text{DD}}$	Supply Voltage, 2.7 V to 5.25 V.
9	$\overline{\text{PDRST}}$	Power-Down/Reset. When this pin is low, the ADC is placed in power-down mode. All the logic on the chip is reset and the DOUT/ $\overline{\text{RDY}}$ pin is tristated. When $\overline{\text{PDRST}}$ is high, the ADC is taken out of power-down mode. The on-chip clock powers up and settles, and the ADC continuously converts. The internal clock requires 1 ms approximately to power up.
	EPAD	Exposed Pad. Connect exposed pad to ground.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. AD7171 RMS Noise vs. Temperature




Figure 9. Gain Error vs. Temperature



Figure 7. Integral Nonlinearity ( $V_{\text{REF}} = V_{\text{DD}}$ )

Figure 10. Power Supply Current vs. Temperature




Figure 8. Offset vs. Temperature




Figure 11. Power-Down Current vs. Temperature

## OUTPUT NOISE AND RESOLUTION SPECIFICATIONS

Table 7 shows the rms noise of the [AD7171](#). The numbers given are for a 5 V and a 3 V reference. These numbers are typical and are generated with a differential input voltage of 0 V. The corresponding p-p resolution is also listed along with the effective resolution (ENOB). Note that the effective resolution is calculated using the rms noise, whereas the p-p resolution is based on the p-p noise. The p-p resolution represents the resolution for which there is no code flicker. These numbers are typical.

The effective number of bits (ENOB) is defined as

$$ENOB = \ln(FSR/RMS\ noise)/\ln(2)$$

The noise-free bits, or p-p resolution, are defined as

$$Noise\text{-}Free\ Bits = \ln(FSR/Peak\text{-}to\text{-}Peak\ Noise)/\ln(2)$$

where  $FSR$  is the full-scale range and is equal to  $2 \times V_{REF}/\text{gain}$ .

**Table 7. RMS Noise and Resolution of the [AD7171](#)**

$V_{REF} = V_{DD}$	RMS Noise	P-P Noise	P-P Resolution	ENOB
5 V	11.5 $\mu$ V	76 $\mu$ V	16 bits	16 bits
3 V	6.9 $\mu$ V	45 $\mu$ V	16 bits	16 bits

## ADC CIRCUIT INFORMATION

### OVERVIEW

The **AD7171** is a low power ADC that incorporates a precision 16-bit  $\Sigma$ - $\Delta$  modulator and an on-chip digital filter intended for measuring wide dynamic range, low frequency signals. The device has an internal clock and one differential input. It operates with an output data rate of 125 Hz and has a gain of 1. A 2-wire interface simplifies data retrieval from the **AD7171**.

### FILTER, DATA RATE, AND SETTling TIME

The **AD7171** uses a sinc<sup>3</sup> filter. The output data rate is set to 125 Hz; thus, valid conversions are available every  $1/125 = 8$  ms. If a reset occurs, then the user must allow the complete settling time for the first conversion after the reset. The settling time is equal to 24 ms. Subsequent conversions are available at 125 Hz.

When a step change occurs on the analog input, the **AD7171** requires several conversion cycles to generate a valid conversion. If the step change occurs synchronous to the conversion period, then the settling time of the **AD7171** must be allowed to generate a valid conversion. If the step change occurs asynchronous to the end of a conversion, then an extra conversion must be allowed to generate a valid conversion. The data register is updated with all the conversions but, for an accurate result, the user must allow the required time.

Figure 12 shows the filter response of the filter. The only external filtering required on the analog inputs is a simple RC filter to provide rejection at multiples of the master clock. See Table 8 for suitable external RC combinations.




Figure 12. Filter Response

### GAIN

The **AD7171** has a gain of 1. The acceptable analog input range is  $\pm V_{REF}$ . Therefore, with  $V_{REF} = 5$  V, the input range is  $\pm 5$  V.

### POWER-DOWN/RESET ( $\overline{PDRST}$ )

The  $\overline{PDRST}$  pin functions as a power-down pin and a reset pin. When  $\overline{PDRST}$  is taken low, the **AD7171** is powered down. The entire ADC is powered down (including the on-chip clock), and the DOUT/RDY pin is tristated. The circuitry and serial interface are also reset. This resets the logic, the digital filter, and the analog modulator.  $\overline{PDRST}$  must be held low for 100 ns minimum to initiate the reset function (see Figure 4).

When  $\overline{PDRST}$  is taken high, the **AD7171** is taken out of power-down mode. When the on-chip clock has powered up (1 ms, typically), the modulator then begins sampling the analog input. The DOUT/RDY pin becomes active, going high until a valid conversion is available. A reset is automatically performed on power-up.

### ANALOG INPUT CHANNEL

The **AD7171** has one differential analog input channel that is connected to the modulator; that is, the input is unbuffered. Note that this unbuffered input path provides a dynamic load to the driving source. Therefore, resistor/capacitor combinations on the input pins can cause dc gain errors, depending on the output impedance of the source that is driving the ADC input. Table 8 shows the allowable external resistance/capacitance values such that no gain error at the 16-bit level is introduced.

Table 8. External RC Combination for No Gain Error

C (pF)	R ( $\Omega$ )
50	9000
100	6000
500	1500
1000	900
5000	200

The absolute input voltage range is restricted to a range between  $GND - 30$  mV and  $V_{DD} + 30$  mV. Care must be taken in setting up the common-mode voltage to avoid exceeding these limits. Otherwise, there is degradation in linearity and noise performance.

### BIPOLAR CONFIGURATION

The **AD7171** accepts a bipolar input range. A bipolar input range does not imply that the device can tolerate negative voltages with respect to system GND. Signals on the AIN(+) input are referenced to the voltage on the AIN(−) input. For example, if AIN(−) is 2.5 V, the analog input range on the AIN(+) input is 0 V to 5 V when a 2.5 V reference is used.

## DATA OUTPUT CODING

The AD7171 uses offset binary coding. Therefore, a negative full-scale voltage results in a code of 000...000, a zero differential input voltage results in a code of 100...000, and a positive full-scale input voltage results in a code of 111...111. The output code for any analog input voltage can be represented as

$$\text{Code} = 2^{N-1} \times ((V_{\text{INx}}/V_{\text{REF}}) + 1)$$

where:

$V_{\text{INx}}$  is the analog input voltage.

$N = 16$  for the AD7171.

## REFERENCE

The AD7171 has a fully differential input capability for the channel. The common-mode range for these differential inputs is GND to  $V_{\text{DD}}$ . The reference input is unbuffered; therefore, excessive RC source impedances introduce gain errors. The reference voltage  $\text{REFIN}(\text{+}) - \text{REFIN}(\text{-})$  is  $V_{\text{DD}}$  nominal, but the AD7171 is functional with reference voltages of 0.5 V to  $V_{\text{DD}}$ . In applications where the excitation (voltage or current) for the transducer on the analog input also drives the reference voltage for the device, the effect of the low frequency noise in the excitation source is removed because the application is ratiometric. If the AD7171 is used in a nonratiometric application, a low noise reference should be used.

Recommended 2.5 V reference voltage sources for the AD7171 include the ADR381 and ADR391, which are low noise, low power references. Also, note that the reference inputs provide a high impedance, dynamic load. Because the input impedance of each reference input is dynamic, resistor/capacitor combinations on these inputs can cause dc gain errors, depending on the output impedance of the source that is driving the reference inputs.

Reference voltage sources such as those recommended above (the ADR391, for example) typically have low output impedances and are, therefore, tolerant to decoupling capacitors on  $\text{REFIN}(\text{+})$  without introducing gain errors in the system. Deriving the reference input voltage across an external resistor means that the reference input sees a significant external source impedance. External decoupling on the  $\text{REFIN}(\pm)$  pins is not recommended in this type of circuit configuration.

## DIGITAL INTERFACE

The serial interface of the AD7171 consists of two signals: SCLK and  $\text{DOUT}/\text{RDY}$ . SCLK is the serial clock input for the device, and data transfers occur with respect to the SCLK signal. The  $\text{DOUT}/\text{RDY}$  pin is dual purpose: it functions as a data ready pin and as a data out pin.  $\text{DOUT}/\text{RDY}$  goes low when a new data-word is available in the output register. A 24-bit word is placed on the  $\text{DOUT}/\text{RDY}$  pin when sufficient SCLK pulses are applied. This consists of a 16-bit conversion result followed by eight status bits. Table 9 shows the functions of the status bits.

$\text{RDY}$ : Ready bit. This bit is set low to indicate that a conversion is available.

0: This bit is set to 0.

ERR: This bit is set to 1 if an error occurred during the conversion. An error occurs when the analog input is outside range.

ID1, ID0: ID bits. These bits indicate the ID number for the AD7171. Bit ID1 is set to 0 and Bit ID0 is set to 1 for the AD7171.

PAT2, PAT1, PAT0: Status pattern bits. These bits are set to 101 by default. When the user reads the data from the AD7171, a pattern check can be performed. If the PAT2 to PAT0 bits are different from their default values, the serial transfer from the ADC was not performed correctly.

**Table 9. Status Bits**

$\text{RDY}$	0	ERR	ID1	ID0	PAT2	PAT1	PAT0
--------------	---	-----	-----	-----	------	------	------

$\text{DOUT}/\text{RDY}$  is reset high when the conversion is read. If the conversion is not read,  $\text{DOUT}/\text{RDY}$  goes high prior to the data register update to indicate when not to read from the device. This ensures that a read operation is not attempted while the register is being updated. Each conversion can be read only once. The data register is updated for every conversion. Therefore, when a conversion is complete, the serial interface resets, and the new conversion is placed in the data register. Therefore, the user must ensure that the complete word is read before the next conversion is complete.

When  $\text{PDRST}$  is low, the  $\text{DOUT}/\text{RDY}$  pin is tristated. When  $\text{PDRST}$  is taken high, the internal clock requires 1 ms, approximately, to power up. Following this, the ADC continuously converts. The first conversion requires the complete settling time (see Figure 4).  $\text{DOUT}/\text{RDY}$  goes high when  $\text{PDRST}$  is taken high and returns low only when a conversion is available. The ADC then converts continuously, subsequent conversions being available at 125 Hz. Figure 3 shows the timing for a read operation from the AD7171.

## GROUNDING AND LAYOUT

Because the analog input and reference input of the ADC are differential, most of the voltages in the analog modulator are common-mode voltages. The excellent common-mode rejection of the device removes common-mode noise on these inputs. The digital filter provides rejection of broadband noise on the power supply, except at integer multiples of the modulator sampling frequency. The digital filter also removes noise from the analog and reference inputs provided that these noise sources do not saturate the analog modulator. As a result, the AD7171 is more immune to noise interference than conventional high resolution converters. However, because the noise levels from the AD7171 are so low, care must be taken with regard to grounding and layout.

The printed circuit board that houses the AD7171 should be designed such that the analog and digital sections are separated and confined to certain areas of the board. A minimum etch technique is generally best for ground planes because it gives the best shielding.

It is recommended that the GND pin of the AD7171 be tied to the analog ground (AGND) plane of the system. In any layout, it is important that the user pay attention to the flow of currents in the system, and ensure that the return paths for all currents are as close as possible to the paths the currents took to reach their destinations. Avoid forcing digital currents to flow through the AGND sections of the layout.

The ground plane of the AD7171 should be allowed to run under the AD7171 to prevent noise coupling. The power supply lines to the AD7171 should use as wide a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and clock signals should never be run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best, but it is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes, while signals are placed on the solder side.

Good decoupling is important when using high resolution ADCs.  $V_{DD}$  should be decoupled with 10  $\mu\text{F}$  tantalum capacitors in parallel with 0.1  $\mu\text{F}$  capacitors to GND, with the analog ground to digital ground (DGND) connection of the system being close to the AD7171. To achieve the best results from these decoupling components, they should be placed as close as possible to the device, ideally right up against the device. All logic chips should be decoupled with 0.1  $\mu\text{F}$  ceramic capacitors to DGND.

## APPLICATIONS INFORMATION

The **AD7171** provides a low cost, high resolution analog-to-digital function. Because the analog-to-digital function is provided by a  $\Sigma$ - $\Delta$  architecture, the device is more immune to noisy environments, making it ideal for use in sensor measurement and industrial and process-control applications.

### TEMPERATURE SYSTEM

Figure 13 shows the **AD7171** used in a temperature measurement system. The thermistor is connected in series with a precision resistor,  $R_{REF}$ , the precision resistor being used to generate the reference voltage. The value of  $R_{REF}$  is equal to the maximum resistance produced by the thermistor. The complete dynamic range of the ADC is then used, resulting in optimum performance. See Table 8 for suitable external RC combinations.




Figure 13. Temperature System Using the **AD7171**

### SIGNAL CONDITIONING CIRCUIT

Figure 14 shows the **AD7171** used in a signal conditioning circuit for a single-ended analog input. In a low side shunt current monitor, a low resistance shunt resistor converts the current to voltage. The resulting voltage is amplified and applied to the **AD7171**.




Figure 14. Signal Conditioning Circuit

OUTLINE DIMENSIONS




Figure 15. 10-Lead Lead Frame Chip Scale Package [LFCSP\_WD]  
3 mm x 3 mm Body, Very Very Thin, Dual Lead  
(CP-10-9)  
Dimensions shown in millimeters

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Branding
AD7171BCPZ-REEL7	–40°C to +105°C	10-Lead Lead Frame Chip Scale Package [LFCSP_WD]	CP-10-9	C6G
AD7171BCPZ-500RL7	–40°C to +105°C	10-Lead Lead Frame Chip Scale Package [LFCSP_WD]	CP-10-9	C6G
EVAL-AD7171EBZ		Evaluation Board		

<sup>1</sup> Z = RoHS Compliant Part.

## NOTES

**NOTES**