

October 1989 Revised October 2000

74F164A

Serial-In, Parallel-Out Shift Register

General Description

The 74F164A is a high-speed 8-bit serial-in/parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock. The 74F164A is a faster version of the 74F164.

Features


- Typical shift frequency of 90 MHz
- Asynchronous Master Reset
- Gated serial data input
- Fully synchronous data transfers
- 74F164A is a faster version of the 74F164

Ordering Code:


Order Number	r Number Package Number Package Description					
74F164ASC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow				
74F164ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74F164APC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



© 2000 Fairchild Semiconductor Corporation

DS010613

www.fairchildsemi.com

Unit Loading/Fan Out

Pin Names	Decemention	U.L.	Input I _{IH} /I _{IL}		
	Description	HIGH/LOW	Output I _{OH} /I _{OL}		
A, B	Data Inputs	1.0/1.0	20 μA/–0.6 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/–0.6 mA		
MR	Master Reset Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA		
Q ₀ –Q ₇	Outputs	50/33.3	−1 mA/20 mA		

Functional Description

The 74F164A is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q_0 the logical AND of the two data inputs (A • B) that existed before the rising clock edge. A LOW level on the Master Reset $(\overline{\mathsf{MR}})$ input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

Mode Select Table

Operating	Inputs			Outputs			
Mode	MR	Α	В	Q_0	Q ₁ –Q ₇		
Reset (Clear)	L	Х	Χ	L	L-L		
	Н	ı	ı	L	q ₀ –q ₆		
Shift	Н	- 1	h	L	$q_0 - q_6$		
	Н	h	- 1	L	$q_0 - q_6$		
	Н	h	h	Н	q ₀ –q ₆		


H(h) = HIGH Voltage Levels

L(I) = LOW Voltage Levels

X = Immaterial

q_n = Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Storage Temperature -65°C to +150°C

Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +150°C

V. Rip Potential to Ground Rip

 $\begin{array}{lll} \mbox{V}_{CC} \mbox{ Pin Potential to Ground Pin} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Voltage (Note 1)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Current (Note 1)} & -30 \mbox{ mA to } +5.0 \mbox{ mA} \\ \end{array}$

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to +5.5 V} \end{array}$

Current Applied to Output

in LOW State (Max) ${\rm twice \ the \ rated \ I_{OL} \ (mA)}$ ESD Last Passing Voltage (Min) ${\rm 4000V}$

Free Air Ambient Temperature $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	$I_{OH} = -1 \text{ mA}$
	Voltage	5% V _{CC}	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH				5.0	μА	Max	V _{IN} = 2.7V
	Current				5.0	μΛ	IVIAX	VIN - 2.7 V
I _{BVI}	Input HIGH Current				7.0	μА	Max	V _{IN} = 7.0V
	Breakdown Test				7.0	μΛ	IVIAX	V _{IN} = 7.0V
I _{CEX}	Output HIGH				50	μА	Max	V _{OUT} = V _{CC}
	Leakage Current				30	μΛ	IVIAX	v001 = vCC
V_{ID}	Input Leakage		4.75			V	0.0	I _{ID} = 1.9 μA
	Test		4.73			V	0.0	All other pins grounded
I _{OD}	Output Leakage				3.75	μА	0.0	V _{IOD} = 150 mV
	Circuit Current				3.73	μΛ	0.0	All other pins grounded
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
Icc	Power Supply Current			35	55	mA	Max	CP = HIGH
								$\overline{MR} = GND, A, B = GND$


www.fairchildsemi.com


AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	80	120		60		80		MHz
t _{PLH}	Propagation Delay	3.0	4.8	7.5	2.5	9.0	3.0	7.5	ns
t _{PHL}	CP to Q _n	3.5	5.0	8.0	3.0	8.5	3.5	8.0	115
t _{PHL}	Propagation Delay MR to Q _n	5.0	7.0	10.0	4.0	12.5	5.0	10.5	ns

AC Operating Requirements

		$T_A = +25$ °C $V_{CC} = +5.0V$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = 5.0V$		Units
Symbol	Parameter							
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	4.5		5.5		4.5		
t _S (L)	A or B to CP	4.0		4.0		4.0		
t _H (H)	Hold Time, HIGH or LOW	1.0		1.0		1.0		ns
t _H (L)	A or B to CP	1.0		1.0		1.0		
t _W (H)	CP Pulse Width	4.0		4.0		4.0		
$t_W(L)$	HIGH or LOW	7.0		7.0		7.0		ns
t _W (L)	MR Pulse Width, LOW	4.0		5.0		4.0		ns
t _{REC}	Recovery Time MR to CP	5.0		6.5		5.0		ns





Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ 0.280 (1.905 ± 0.381) (7.112) MIN 0.014 - 0.023 $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ TYP (0.356 - 0.584)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

 $\frac{0.050\pm0.010}{(1.270-0.254)}$ TYP

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $0.325 + 0.040 \\ -0.015 \\ \hline (8.255 + 1.016) \\ -0.381)$

N14A (REV F)

www.fairchildsemi.com

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative