

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

APPLICATIONS

- High-Density T1/E1/J1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems
- SONET/SDH terminal or Add/Drop multiplexers (ADMs)
- T1/E1/J1 add/drop multiplexers (MUX)
- Channel Service Units (CSUs): T1/E1/J1 and Fractional T1/E1/J1
- BITS Timing
- Digital Access Cross-connect System (DACs)
- Digital Cross-connect Systems (DCS)
- Frame Relay Switches and Access Devices (FRADS)
- ISDN Primary Rate Interfaces (PRA)
- PBXs and PCM channel bank
- T3 channelized access concentrators and M13 MUX
- Wireless base stations
- ATM equipment with integrated DS1 interfaces
- Multichannel DS1 Test Equipment
- T1/E1/J1 Performance Monitoring
- Voice over packet gateways
- Routers

FEATURES

- Backwards compatible to the XRT86VX38
- Supports Section 13 - Synchronization Interface (BITS timing) in ITU G.703 for both Tx and Rx Paths
- Supports SSM Synchronous Messaging Generation (BOC for T1, National Bits for E1) on the Transmit Path
- Supports SSM Synchronous Messaging Extraction (BOC for T1, National Bits for E1) on the Receive Path
- Supports a Customized Section 13 - Synchronization Interface in G.703 at 1.544MHz
- BITS functionality (generation and extraction) can be enabled by channel or globally - New Feature
- DS-0 Monitoring on both Transmit and Receive Time Slots
- Supports SSM Synchronization Messaging per ANSI T1.101-1999 and ITU G.704
- Independent, full duplex DS1 Tx and Rx Framer/LIUs
- Each channel has full featured Long-haul/Short-haul LIU
- Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx provide up to 8.192 MHz asynchronous back plane connections with jitter and wander attenuation
- Supports input PCM and signaling data at 1.544, 2.048, 4.096 and 8.192 Mbits. Also supports 2-channel multiplexed 12.352/16.384 (HMVIP/H.100) Mbit/s on the back plane bus
- Programmable output clocks for Fractional T1/E1/J1
- Supports Channel Associated Signaling (CAS) and Common Channel Signaling (CCS)
- Supports ISDN Primary Rate Interface (ISDN PRI) signaling
- Extracts and inserts robbed bit signaling (RBS)

- 3 Integrated HDLC controllers for Tx and Rx, each controller having two 96-byte buffers (buffer 0 / buffer 1)
- 3 Full SS7 Controllers per channel that implement hardware based transmission and reception of FISUs, LSSUs and MSUs to ease the software implementation of SS7 signaling.- New Feature
- Timeslot assignable HDLC
- V5.1 or V5.2 Interface
- Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission
- Supports SPRM and NPRM
- Alarm Indication Signal with Customer Installation signature (AIS-CI) - Hardware enhancement
- Remote Alarm Indication with Customer Installation (RAI-CI) - Hardware enhancement
- Simultaneous RAI-CI and AIS-CI monitoring - New Feature
- Gapped Clock interface mode for Transmit and Receive.
- Supports RxCLK clock squelch upon LOS - New Feature
- Intel/Motorola and Power PC interfaces for configuration, control and status monitoring
- Parallel search algorithm for fast frame synchronization
- Wide choice of T1 framing structures: SF/D4, ESF, SLC@96, T1DM and N-Frame (non-signaling)
- Direct access to D and E channels for fast transmission of data link information
- Full BERT (supports TR-25) Controller for generation and detection on system and line side of the chip
- PRBS, QRSS, and Network Loop Code generation and detection
- Seven Independent, simultaneous Loop Code Detectors per Channel
- Programmable Interrupt output pin
- Supports programmed I/O and DMA modes of Read-Write access
- Detects and forces Red (SAI), Yellow (RAI) and Blue (AIS) Alarms
- Detects OOF, LOF, LOS errors and COFA conditions
- Loopbacks: Local (LLB) and Line remote (LB)
- Facilitates Inverse Multiplexing for ATM
- Performance monitor with one second polling
- Boundary scan (IEEE 1149.1) JTAG test port
- Accepts external 8kHz Sync reference
- 3.3V CMOS operation with 5V tolerant inputs, 1.8V Inner Core
- Offered in 256-pin fpBGA and 329-pin fpBGA packages with -40°C to +85°C operation

ORDERING INFORMATION

| PART NUMBER | PACKAGE | OPERATING TEMPERATURE RANGE |
|-----------------|------------------------------------|-----------------------------|
| XRT86VX38AIB256 | 256 Pin Fine Pitch Ball Grid Array | -40°C to +85°C |
| XRT86VX38AIB329 | 329 Pin Fine Pitch Ball Grid Array | -40°C to +85°C |

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

LIST OF TABLES

| | |
|---|----|
| Table 1:: Register Summary | 4 |
| Table 2:: Clock Select Register (CSR) | 10 |
| Table 3:: Line Interface Control Register (LICR) | 12 |
| Table 4:: General Purpose Input/Output 0 Control Register(GPIOCR0) | 14 |
| Table 5:: General Purpose Input/Output 1 Control Register(GPIOCR1) | 15 |
| Table 6:: Framing Select Register (FSR) | 16 |
| Table 7:: Alarm Generation Register (AGR) | 20 |
| Table 8:: Synchronization MUX Register (SMR) | 22 |
| Table 9:: Transmit Signaling and Data Link Select Register (TSDLSR) | 25 |
| Table 10:: Framing Control Register (FCR) | 28 |
| Table 11:: Receive Signaling & Data Link Select Register (RSDLSR) | 30 |
| Table 12:: Receive Signaling Change Register 0 (RSCR 0) | 32 |
| Table 13:: Receive Signaling Change Register 1 (RSCR 1) | 32 |
| Table 14:: Receive Signaling Change Register 2 (RSCR 2) | 32 |
| Table 15:: Receive Signaling Change Register 3 (RSCR 3) | 33 |
| Table 16:: Receive National Bits Register (RNBR) | 34 |
| Table 17:: Receive Extra Bits Register (REBR) | 35 |
| Table 18:: Data Link Control Register (DLCR1) | 37 |
| Table 19:: Transmit Data Link Byte Count Register (TDLBCR1) | 39 |
| Table 20:: Receive Data Link Byte Count Register (RDLBCR1) | 40 |
| Table 21:: Slip Buffer Control Register (SBCR) | 41 |
| Table 22:: FIFO Latency Register (FFOLR) | 42 |
| Table 23:: DMA 0 (Write) Configuration Register (D0WCR) | 43 |
| Table 24:: DMA 1 (Read) Configuration Register (D1RCR) | 44 |
| Table 25:: Interrupt Control Register (ICR) | 45 |
| Table 26:: LAPD Select Register (LAPDSR) | 46 |
| Table 27:: Performance Report Control Register (PRCR) | 46 |
| Table 28:: Gapped Clock Control Register (GCCR) | 47 |
| Table 29:: Transmit Interface Control Register (TICR) | 48 |
| Table 30:: Transmit Interface Speed When Multiplexed Mode is Disabled (TxMUXEN = 0) | 50 |
| Table 31:: Transmit Interface Speed when Multiplexed Mode is Enabled (TxMUXEN = 1) | 51 |
| Table 32:: PRBS Control And Status Register 0 (PRBSCSR0) | 52 |
| Table 33:: Receive Interface Control Register (RICR) | 54 |
| Table 34:: Receive Interface Speed When Multiplexed Mode is Disabled (TxMUXEN = 0) | 55 |
| Table 35:: Receive Interface Speed when Multiplexed Mode is Enabled (TxMUXEN = 1) | 56 |
| Table 36:: PRBS Control and Status Register 1 (PRBSCSR1) | 57 |
| Table 37:: Loopback Code Control Register (LCCR) | 59 |
| Table 38:: Transmit Loopback Code Register (TLCR) | 59 |
| Table 39:: Receive Loopback Activation Code Register (RLACR) | 59 |
| Table 40:: Receive Loopback Deactivation Code Register (RLDCR) | 59 |
| Table 41:: Defect Detection Enable Register (DDER) | 59 |
| Table 42:: Transmit Sa Select Register (TSASR) | 60 |
| Table 43:: Transmit Sa Auto Control Register 1 (TSACR1) | 62 |
| Table 44:: Conditions on Receive side When TSACR1 bits Are enabled | 63 |
| Table 45:: Transmit Sa Auto Control Register 2 (TSACR2) | 64 |
| Table 46:: Conditions on Receive side When TSACR2 bits enabled | 65 |
| Table 47:: Transmit Sa4 Register (TSA4R) | 66 |
| Table 48:: Transmit Sa5 Register (TSA5R) | 66 |
| Table 49:: Transmit Sa6 Register (TSA6R) | 66 |
| Table 50:: Transmit Sa7 Register (TSA7R) | 66 |
| Table 51:: Transmit Sa8 Register (TSA8R) | 67 |
| Table 52:: Transmit SS7 LSSU SF1 Registers (TSS7LSSUSF1R) | 67 |
| Table 53:: Receive Sa4 Register (RSA4R) | 67 |
| Table 54:: Receive Sa5 Register (RSA5R) | 68 |
| Table 55:: Receive Sa6 Register (RSA6R) | 68 |
| Table 56:: Receive Sa7 Register (RSA7R) | 69 |
| Table 57:: Receive Sa8 Register (RSA8R) | 69 |
| Table 58:: Data Link Control Register (DLCR2) | 70 |

| | | |
|---|---|-----|
| Table 59:: Transmit Data Link Byte Count Register (TDLBCR2) | Hex Address: 0xN144 | 72 |
| Table 60:: Receive Data Link Byte Count Register (RDLBCR2) | Hex Address: 0xN145 | 73 |
| Table 61:: Transmit SS7 Minimum Flag Count Register (TSS7MFCR) | Hex Address: 0xN152 | 73 |
| Table 62:: Data Link Control Register (DLCR3) | Hex Address: 0xN153 | 74 |
| Table 63:: Transmit Data Link Byte Count Register (TDLBCR3) | Hex Address: 0xN154 | 76 |
| Table 64:: Receive Data Link Byte Count Register (RDLBCR3) | Hex Address: 0xN155 | 77 |
| Table 65:: Transmit SS7 Control Registers 0 (TSS7CR0) | Hex Address: 0xN159 to 0xN15B | 77 |
| Table 66:: Transmit SS7 Control Registers 1 (TSS7CR1) | Hex Address: 0xN15C to 0xN15E | 78 |
| Table 67:: BERT Control Register (BCR) | Hex Address: 0xN163 | 79 |
| Table 68:: E1 SSM Messages | | 80 |
| Table 69:: SSM BOC Control Register (BOCCR 0xN170h) | | 81 |
| Table 70:: Receive SSM Register (RSSMR 0xN171h) | | 82 |
| Table 71:: Receive SSM Match 1 Register (RSSMMR1 0xN172h) | | 83 |
| Table 72:: Receive SSM Match 2 Register (RSSMMR2 0xN173h) | | 83 |
| Table 73:: Receive SSM Match 3 Register (RSSMMR3 0xN174h) | | 83 |
| Table 74:: Transmit SSM Register (TSSMR 0xN175h) | | 84 |
| Table 75:: Transmit SSM Byte Count Register (TSSMBCR 0xN176h) | | 84 |
| Table 76:: Receive FAS Si Register (RFASSiR 0xN177h) | | 85 |
| Table 77:: Transmit FAS Si Register (RFASSiR 0xN178h) | | 85 |
| Table 78:: Transmit SS7 FSN Registers (TSS7FSNR) | Hex Address: 0xN17A to 0xN17C | 85 |
| Table 79:: Transmit SS7 BSN Registers (TSS7BSNR) | Hex Address: 0xN17D to 0xN17F | 86 |
| Table 80:: Receive DS-0 Monitor Registers (RDS0MR) | Hex Address: 0xN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1CF | 87 |
| Table 81:: Transmit DS-0 Monitor Registers (TDS0MR) | Hex Address: 0xN1D0 to 0xN1EF | 88 |
| Table 82:: Transmit SS7 LI Registers (TSS7LIR) | Hex Address: 0xN1F0 to 0xN1F2 | 88 |
| Table 83:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R) | Hex Address: 0xN1F3 to 0xN1F5 | 88 |
| Table 84:: Receive SS7 RxSOT Delay Count Register (RSS7RXSOTDCR) | Hex Address: 0xN1F6 | 88 |
| Table 85:: Transmit Alarm Test Register (TATR) | Hex Address: 0xN1FB | 89 |
| Table 86:: Device ID Register (DEVID) | Hex Address: 0x01FE | 89 |
| Table 87:: Revision ID Register (REVID) | Hex Address: 0x01FF | 89 |
| Table 88:: Transmit Channel Control Register 0-31 (TCCR 0-31) | Hex Address: 0xN300 to 0xN31F | 90 |
| Table 89:: Transmit User Code Register 0 - 31 (TUCR 0-31) | Hex Address: 0xN320 to 0xN33F | 92 |
| Table 90:: Transmit Signaling Control Register 0-31 (TSCR 0-31) | Hex Address: 0xN340 to 0xN35F | 93 |
| Table 91:: Receive Channel Control Register x (RCCR 0-31) | Hex Address: 0xN360 to 0xN37F | 96 |
| Table 92:: Receive User Code Register 0-31 (RUCR 0-31) | Hex Address: 0xN380 to 0xN39F | 98 |
| Table 93:: Receive Signaling Control Register 0-31 (RSCR 0-31) | Hex Address: 0xN3A0 to 0xN3BF | 98 |
| Table 94:: Receive Substitution Signaling Register 0-31 (RSSR 0-31) | Hex Address 0xN3C0 to 0xN3DF | 100 |
| Table 95:: Receive Signaling Array Register 0 - 31 (RSAR 0-31) | Hex Address: 0xN500 to 0xN51F | 100 |
| Table 96:: LAPD Buffer 0 Control Register (LAPDBCRO) | Hex Address: 0xN600 | 101 |
| Table 97:: LAPD Buffer 1 Control Register (LAPDBCRI) | Hex Address: 0xN700 | 102 |
| Table 98:: PMON Receive Line Code Violation Counter MSB (RLCVCU) | Hex Address: 0xN900 | 102 |
| Table 99:: PMON Receive Line Code Violation Counter LSB (RLCVCL) | Hex Address: 0xN901 | 103 |
| Table 100:: PMON Receive Framing Alignment Bit Error Counter MSB (RFAECU) | Hex Address: 0xN902 | 103 |
| Table 101:: PMON Receive Framing Alignment Bit Error Counter LSB (RFAECL) | Hex Address: 0xN903 | 103 |
| Table 102:: PMON Receive Severely Errored Frame Counter (RSEFC) | Hex Address: 0xN904 | 104 |
| Table 103:: PMON Receive CRC-4 Bit Error Counter - MSB (RSBBECU) | Hex Address: 0xN905 | 104 |
| Table 104:: PMON Receive CRC-4 Block Error Counter - LSB (RSBBECL) | Hex Address: 0xN906 | 104 |
| Table 105:: PMON Receive Far-End BLock Error Counter - MSB (RFEBECU) | Hex Address: 0xN907 | 105 |
| Table 106:: PMON Receive Far End Block Error Counter -LSB (RFEBECL) | Hex Address: 0xN908 | 105 |
| Table 107:: PMON Receive Slip Counter (RSC) | Hex Address: 0xN909 | 106 |
| Table 108:: PMON Receive Loss of Frame Counter (RLFC) | Hex Address: 0xN90A | 106 |
| Table 109:: PMON Receive Change of Frame Alignment Counter (RCFAC) | Hex Address: 0xN90B | 106 |
| Table 110:: PMON LAPD Frame Check Sequence Error Counter 1 (LFCSEC1) | Hex Address: 0xN90C | 107 |
| Table 111:: PMON PRBS Bit Error Counter MSB (PBEUCU) | Hex Address: 0xN90D | 107 |
| Table 112:: PMON PRBS Bit Error Counter LSB (PBECL) | Hex Address: 0xN90E | 107 |
| Table 113:: PMON Transmit Slip Counter (TSC) | Hex Address: 0xN90F | 108 |
| Table 114:: PMON Excessive Zero Violation Counter MSB (EZVCU) | Hex Address: 0xN910 | 108 |
| Table 115:: PMON Excessive Zero Violation Counter LSB (EZVCL) | Hex Address: 0xN911 | 108 |
| Table 116:: SS7 FCS Error Counter Registers (SS7FCSECR) | Hex Address: 0xN912 to 0xN914 | 109 |
| Table 117:: PMON Frame Check Sequence Error Counter 2 (LFCSEC2) | Hex Address: 0xN91C | 109 |

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

| | | |
|--|-----------------------|-----|
| Table 118:: PMON Frame Check Sequence Error Counter 3 (LFCSEC3) | Hex Address: 0xN92C | 109 |
| Table 119:: Block Interrupt Status Register (BISR) | Hex Address: 0xNB00 | 110 |
| Table 120:: Block Interrupt Enable Register (BIER) | Hex Address: 0xNB01 | 112 |
| Table 121:: Alarm & Error Interrupt Status Register (AEISR) | Hex Address: 0xNB02 | 114 |
| Table 122:: Alarm & Error Interrupt Enable Register (AEIER) | Hex Address: 0xNB03 | 117 |
| Table 123:: Framer Interrupt Status Register (FISR) | Hex Address: 0xNB04 | 119 |
| Table 124:: Framer Interrupt Enable Register (FIER) | Hex Address: 0xNB05 | 122 |
| Table 125:: Data Link Status Register 1 (DLSR1) | Hex Address: 0xNB06 | 124 |
| Table 126:: Data Link Interrupt Enable Register 1 (DLIER1) | Hex Address: 0xNB07 | 126 |
| Table 127:: Slip Buffer Interrupt Status Register (SBISR) | Hex Address: 0xNB08 | 128 |
| Table 128:: Slip Buffer Interrupt Enable Register (SBIER) | Hex Address: 0xNB09 | 131 |
| Table 129:: Receive Loopback Code Interrupt and Status Register (RLCISR) | Hex Address: 0xNB0A | 133 |
| Table 130:: Receive Loopback Code Interrupt Enable Register (RLCIER) | Hex Address: 0xNB0B | 134 |
| Table 131:: Receive SA Interrupt Status Register (RSAISR) | Hex Address: 0xNB0C | 135 |
| Table 132:: Receive SA Interrupt Enable Register (RSAIER) | Hex Address: 0xNB0D | 138 |
| Table 133:: Excessive Zero Status Register (EXZSR) | Hex Address: 0xNB0E | 141 |
| Table 134:: Excessive Zero Enable Register (EXZER) | Hex Address: 0xNB0F | 142 |
| Table 135:: SS7 Status Register for LAPD1 (SS7SR1) | Hex Address: 0xNB10 | 142 |
| Table 136:: SS7 Enable Register for LAPD1 (SS7ER1) | Hex Address: 0xNB11 | 143 |
| Table 137:: RxLOS/CRC Interrupt Status Register (RLCISR) | Hex Address: 0xNB12 | 144 |
| Table 138:: RxLOS/CRC Interrupt Enable Register (RLCIER) | Hex Address: 0xNB13 | 146 |
| Table 139:: Data Link Status Register 2 (DLSR2) | Hex Address: 0xNB16 | 147 |
| Table 140:: Data Link Interrupt Enable Register 2 (DLIER2) | Hex Address: 0xNB17 | 149 |
| Table 141:: SS7 Status Register for LAPD2 (SS7SR2) | Hex Address: 0xNB18 | 150 |
| Table 142:: SS7 Enable Register for LAPD2 (SS7ER2) | Hex Address: 0xNB19 | 151 |
| Table 143:: Data Link Status Register 3 (DLSR3) | Hex Address: 0xNB26 | 152 |
| Table 144:: Data Link Interrupt Enable Register 3 (DLIER3) | Hex Address: 0xNB27 | 154 |
| Table 145:: SS7 Status Register for LAPD3 (SS7SR3) | Hex Address: 0xNB28 | 155 |
| Table 146:: SS7 Enable Register for LAPD3 (SS7ER3) | Hex Address: 0xNB29 | 156 |
| Table 147:: E1 BOC Interrupt Status Register (BOCISR 0xNB70h) | | 157 |
| Table 148:: E1 BOC Interrupt Enable Register (BOCIER 0xNB71h) | | 158 |
| Table 149:: E1 BOC Unstable Interrupt Status Register (BOCUIR 0xNB74h) | | 159 |
| Table 150:: E1 BOC Unstable Interrupt Enable Register (BOCUIER 0xNB75h) | | 160 |
| Table 151:: LIU Channel Control Register 0 (LIUCCR0) | Hex Address: 0x0FN0 | 161 |
| Table 152:: Equalizer Control and Transmit Line Build Out | | 163 |
| Table 153:: LIU Channel Control Register 1 (LIUCCR1) | Hex Address: 0x0FN1 | 164 |
| Table 154:: LIU Channel Control Register 2 (LIUCCR2) | Hex Address: 0x0x0FN2 | 166 |
| Table 155:: LIU Channel Control Register 3 (LIUCCR3) | Hex Address: 0x0FN3 | 168 |
| Table 156:: LIU Channel Control Interrupt Enable Register (LIUCCIER) | Hex Address: 0x0FN4 | 170 |
| Table 157:: LIU Channel Control Status Register (LIUCCSR) | Hex Address: 0x0FN5 | 171 |
| Table 158:: LIU Channel Control Interrupt Status Register (LIUCCISR) | Hex Address: 0x0FN6 | 175 |
| Table 159:: LIU Channel Control Cable Loss Register (LIUCCCCR) | Hex Address: 0x0FN7 | 177 |
| Table 160:: LIU Channel Control Arbitrary Register 1 (LIUCCAR1) | Hex Address: 0x0FN8 | 177 |
| Table 161:: LIU Channel Control Arbitrary Register 2 (LIUCCAR2) | Hex Address: 0x0FN9 | 178 |
| Table 162:: LIU Channel Control Arbitrary Register 3 (LIUCCAR3) | Hex Address: 0x0FNA | 178 |
| Table 163:: LIU Channel Control Arbitrary Register 4 (LIUCCAR4) | Hex Address: 0x0FNB | 178 |
| Table 165:: LIU Channel Control Arbitrary Register 6 (LIUCCAR6) | Hex Address: 0x0FND | 179 |
| Table 166:: LIU Channel Control Arbitrary Register 7 (LIUCCAR7) | Hex Address: 0x0FNE | 179 |
| Table 164:: LIU Channel Control Arbitrary Register 5 (LIUCCAR5) | Hex Address: 0x0FNC | 179 |
| Table 168:: LIU Global Control Register 0 (LIUGCR0) | Hex Address: 0x0FE0 | 180 |
| Table 167:: LIU Channel Control Arbitrary Register 8 (LIUCCAR8) | Hex Address: 0x0FNF | 180 |
| Table 169:: LIU Global Control Register 1 (LIUGCR1) | Hex Address: 0x0FE1 | 182 |
| Table 170:: LIU Global Control Register 2 (LIUGCR2) | Hex Address: 0x0FE2 | 183 |
| Table 171:: LIU Global Control Register 3 (LIUGCR3) | Hex Address: 0x0FE4 | 184 |
| Table 172:: LIU Global Control Register 4 (LIUGCR4) | Hex Address: 0x0FE9 | 184 |
| Table 173:: LIU Global Control Register 5 (LIUGCR5) | Hex Address: 0x0FEA | 185 |
| Table 174:: LIU Transmit BITS Enable (LIUTXBITSSEN) | Hex Address: 0x0FF0 | 185 |
| Table 175:: LIU Receive BITS Enable (LIURXBITSSEN) | Hex Address: 0x0FF1 | 185 |

DESCRIPTION OF THE CONTROL REGISTERS - E1 MODE

All address on this register description is shown in HEX format.

TABLE 1: REGISTER SUMMARY

| FUNCTION | SYMBOL | HEX |
|--|---------|-----------------|
| Control Registers (0xN100 - 0xN1FF) | | |
| Clock and Select Register | CSR | 0xN100 |
| Line Interface Control Register | LICR | 0xN101 |
| General Purpose Input/Output Control 0 | GPIOCR0 | 0x0102 |
| General Purpose Input/Output Control 1 | GPIOCR1 | 0x4102 |
| Reserved | - | 0xN103 - 0xN106 |
| Framing Select Register | FSR | 0xN107 |
| Alarm Generation Register | AGR | 0xN108 |
| Synchronization MUX Register | SMR | 0xN109 |
| Transmit Signaling and Data Link Select Register | TSDLSR | 0xN10A |
| Framing Control Register | FCR | 0xN10B |
| Receive Signaling & Data Link Select Register | RSDLSR | 0xN10C |
| Receive Signaling Change Register 0 | RSCR0 | 0xN10D |
| Receive Signaling Change Register 1 | RSCR1 | 0xN10E |
| Receive Signaling Change Register 2 | RSCR2 | 0xN10F |
| Receive Signaling Change Register 3 | RSCR3 | 0xN0xN110 |
| Receive National Bits Register | RNBR | 0xN111 |
| Receive Extra Bits Register | REBR | 0xN112 |
| Data Link Control Register 1 | DLCR1 | 0xN113 |
| Transmit Data Link Byte Count Register 1 | TDLBCR1 | 0xN114 |
| Receive Data Link Byte Count Register 1 | RDLBCR1 | 0xN115 |
| Slip Buffer Control Register | SBCR | 0xN116 |
| FIFO Latency Register | FIFOLR | 0xN117 |
| DMA 0 (Write) Configuration Register | D0WCR | 0xN118 |
| DMA 1 (Read) Configuration Register | D1RCR | 0xN119 |
| Interrupt Control Register | ICR | 0xN11A |
| LAPD Select Register | LAPDSR | 0xN11B |
| Reserved - T1 mode only | - | 0xN11C |
| Performance Report Control Register | PRCR | 0xN11D |
| Gapped Clock Control Register | GCCR | 0xN11E |
| Transmit Interface Control Register | TICR | 0xN120 |

TABLE 1: REGISTER SUMMARY

| FUNCTION | SYMBOL | HEX |
|---|--------------|-----------------|
| BERT Control & Status Register 0 | BERTCSR0 | 0xN121 |
| Receive Interface Control Register | RICR | 0xN122 |
| BERT Control & Status Register 1 | BERTCSR1 | 0xN123 |
| For T1 mode only | - | 0xN124 - 0xN127 |
| Defect Detection Enable Register | DDER | 0xN129 |
| Transmit Sa Select Register | TSASR | 0xN130 |
| Transmit Sa Auto Control Register 1 | TSACR1 | 0xN131 |
| Transmit Sa Auto Control Register 2 | TSACR2 | 0xN132 |
| Transmit Sa4 Register | TSA4R | 0xN133 |
| Transmit Sa5 Register | TSA5R | 0xN134 |
| Transmit Sa6 Register | TSA6R | 0xN135 |
| Transmit Sa7 Register | TSA7R | 0xN136 |
| Transmit Sa8 Register | TSA8R | 0xN137 |
| Transmit SS7 Link Status Signal Unit (LSSU) SF1 Registers | TSS7LSSUSF1R | 0xN138 - 0xN13A |
| Receive Sa4 Register | RSA4R | 0xN13B |
| Receive Sa5 Register | RSA5R | 0xN13C |
| Receive Sa6 Register | RSA6R | 0xN13D |
| Receive Sa7 Register | RSA7R | 0xN13E |
| Receive Sa8 Register | RSA8R | 0xN13F |
| Reserved - T1 mode only | - | 0xN142 |
| Data Link Control Register 2 | DLCR2 | 0xN143 |
| Transmit Data Link Byte Count Register 2 | TDLBCR2 | 0xN144 |
| Receive Data Link Byte Count Register 2 | RDLBCR2 | 0xN145 |
| Transmit SS7 Minimum Flag Count Register | TSS7MFCR | 0xN152 |
| Data Link Control Register 3 | DLCR3 | 0xN153 |
| Transmit Data Link Byte Count Register 3 | TDLBCR3 | 0xN154 |
| Receive Data Link Byte Count Register 3 | RDLBCR3 | 0xN155 |
| Transmit SS7 Control Register 0 | TSS7CR0 | 0xN159 - 0xN15B |
| Transmit SS7 Control Register 1 | TSS7CR1 | 0xN15C - 0xN15E |
| BERT Control Register | BCR | 0xN163 |
| SSM BOC Control Register | BOCCR | 0xN170 |
| Receive SSM Register | RSSMR | 0xN171 |
| Receive SSM Match 1 Register | RSSMMR1 | 0xN172 |

TABLE 1: REGISTER SUMMARY

| FUNCTION | SYMBOL | HEX |
|---|--------------|-----------------|
| Receive SSM Match 2 Register | RSSMMR2 | 0xN173 |
| Receive SSM Match 3 Register | RSSMMR3 | 0xN174 |
| Transmit SSM Register | TSSMR | 0xN175 |
| Transmit SSM Byte Count Register | TSSMBCR | 0xN176 |
| Receive FAS Si Register | RFASSiR | 0xN177 |
| Transmit FAS Si Register | TFASSiR | 0xN178 |
| Transmit SS7 Forward Sequence Number (FSN) Register | TSS7FSNR | 0xN17A - 0xN17C |
| Transmit SS7 Backward Sequence Number (BSN) Register | TSS7BSNR | 0xN17D - 0xN17F |
| Receive DS-0 Monitor Registers | RDS0MR | 0xN15F - 0xN1CF |
| Transmit DS-0 Monitor Registers | TDS0MR | 0xN1D0 - 0xN1EF |
| Transmit SS7 Length Indicator (LI) Registers | TSS7LIR | 0xN1F0 - 0xN1F2 |
| Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers | TSS7LSSUSF0R | 0xN1F3 - 0xN1F5 |
| Receive SS7 RxSOT Delay Count Register | RSS7RXSOTDCR | 0xN1F6 |
| Transmit Alarm Test Register | TATR | 0xN1FB |
| Device ID Register | DEVID | 0x01FE |
| Revision Number Register | REVID | 0x01FF |
| Time Slot (payload) Control (0xN300 - 0xN3FF) | | |
| Transmit Channel Control Register 0-31 | TCCR 0-31 | 0xN300 - 0xN31F |
| User Code Register 0-31 | TUCR 0-31 | 0xN320 - 0xN33F |
| Transmit Signaling Control Register 0 -31 | TSCR 0-31 | 0xN340 - 0xN35F |
| Receive Channel Control Register 0-31 | RCCR 0-31 | 0xN360 - 0xN37F |
| Receive User Code Register 0-31 | RUCR 0-31 | 0xN380 - 0xN39F |
| Receive Signaling Control Register 0-31 | RSCR 0-31 | 0xN3A0 - 0xN3BF |
| Receive Substitution Signaling Register 0-31 | RSSR 0-31 | 0xN3C0 - 0xN3DF |
| Receive Signaling Array (0xN500 - 0xN51F) | | |
| Receive Signaling Array Register 0 | RSAR0-31 | 0xN500 - 0xN51F |
| LAPDn Buffer 0 | | |

TABLE 1: REGISTER SUMMARY

| FUNCTION | SYMBOL | HEX |
|--|-----------|-----------------|
| LAPD Buffer 0 Control Register | LAPDBCR0 | 0xN600 - 0xN660 |
| LAPDn Buffer 1 | | |
| LAPD Buffer 1 Control Register | LAPDBCR1 | 0xN700 - 0xN760 |
| Performance Monitor | | |
| Receive Line Code Violation Counter: MSB | RLCVCU | 0xN900 |
| Receive Line Code Violation Counter: LSB | RLCVCL | 0xN901 |
| Receive Frame Alignment Error Counter: MSB | RFAECU | 0xN902 |
| Receive Frame Alignment Error Counter: LSB | RFAECL | 0xN903 |
| Receive Severely Errored Frame Counter | RSEFC | 0xN904 |
| Receive Synchronization Bit (CRC-6 (T1) CRC-4 (E1) Block) Error Counter: MSB | RSBBECU | 0xN905 |
| Receive Synchronization Bit (CRC-6 (T1) CRC-4 (E1) Block) Error Counter: LSB | RSBBECL | 0xN906 |
| Receive Far-End Block Error Counter: MSB | RFEBCU | 0xN907 |
| Receive Far-End Block Error Counter: LSB | RFEBECL | 0xN908 |
| Receive Slip Counter | RSC | 0xN909 |
| Receive Loss of Frame Counter | RLFC | 0xN90A |
| Receive Change of Frame Alignment Counter | RCFAC | 0xN90B |
| LAPD Frame Check Sequence Error counter 1 | LFCSEC1 | 0xN90C |
| PRBS bit Error Counter: MSB | PBECU | 0xN90D |
| PRBS bit Error Counter: LSB | PBECL | 0xN90E |
| Transmit Slip Counter | TSC | 0xN90F |
| Excessive Zero Violation Counter: MSB | EZVCU | 0xN910 |
| Excessive Zero Violation Counter: LSB | EZVCL | 0xN911 |
| SS7 FCS Error Counter Registers | SS7FCSECR | 0xN912 - 0xN914 |
| LAPD Frame Check Sequence Error counter 2 | LFCSEC2 | 0xN91C |
| LAPD Frame Check Sequence Error counter 3 | LFCSEC3 | 0xN92C |
| Interrupt Generation/Enable Register Address Map (0xNB00 - 0xNB41) | | |
| Block Interrupt Status Register | BISR | 0xNB00 |
| Block Interrupt Enable Register | BIER | 0xNB01 |
| Alarm & Error Interrupt Status Register | AEISR | 0xNB02 |
| Alarm & Error Interrupt Enable Register | AEIER | 0xNB03 |

TABLE 1: REGISTER SUMMARY

| FUNCTION | SYMBOL | HEX |
|---|---------|-----------------|
| Framer Interrupt Status Register | FISR | 0xNB04 |
| Framer Interrupt Enable Register | FIER | 0xNB05 |
| Data Link Status Register 1 | DLSR1 | 0xNB06 |
| Data Link Interrupt Enable Register 1 | DLIER1 | 0xNB07 |
| Slip Buffer Interrupt Status Register | SBISR | 0xNB08 |
| Slip Buffer Interrupt Enable Register | SBIER | 0xNB09 |
| Receive Loopback code Interrupt and Status Register | RLCISR | 0xNB0A |
| Receive Loopback code Interrupt Enable Register | RLCIER | 0xNB0B |
| Receive SA (Sa6) Interrupt Status Register | RSISR | 0xNB0C |
| Receive SA (Sa6) Interrupt Enable Register | RSIER | 0xNB0D |
| Excessive Zero Status Register | EXZSR | 0xNB0E |
| Excessive Zero Enable Register | EXZER | 0xNB0F |
| SS7 Status Register for LAPD 1 | SS7SR1 | 0xNB10 |
| SS7 Enable Register for LAPD 1 | SS7ER1 | 0xNB11 |
| RxLOS/CRC Interrupt Status Register | RLCISR | 0xNB12 |
| RxLOS/CRC Interrupt Enable Register | RLCIER | 0xNB13 |
| Data Link Status Register 2 | DLSR2 | 0xNB16 |
| Data Link Interrupt Enable Register 2 | DLIER2 | 0xNB17 |
| SS7 Status Register for LAPD 2 | SS7SR2 | 0xNB18 |
| SS7 Enable Register for LAPD 2 | SS7ER2 | 0xNB19 |
| Data Link Status Register 3 | DLSR3 | 0xNB26 |
| Data Link Interrupt Enable Register 3 | DLIER3 | 0xNB27 |
| SS7 Status Register for LAPD 3 | SS7SR3 | 0xNB28 |
| SS7 Enable Register for LAPD 3 | SS7ER3 | 0xNB29 |
| Reserved - T1 mode only | CIAIER | 0xNB40 - 0xNB41 |
| E1 BOC Interrupt Status Register | BOCISR | 0xNB70 |
| E1 BOC Interrupt Enable Register | BOCIER | 0xNB71 |
| Reserved | | 0xNB72 |
| Reserved | | 0xNB73 |
| E1 BOC Unstable Interrupt Status Register | BOCUSR | 0xNB74 |
| E1 BOC Unstable Interrupt Enable Register | BOCUER | 0xNB75 |
| LIU Register Summary - Channel Control Registers | | |
| LIU Channel Control Register 0 | LIUCCR0 | 0x0FN0 |

TABLE 1: REGISTER SUMMARY

| FUNCTION | SYMBOL | HEX |
|--|--------------|--------------------|
| LIU Channel Control Register 1 | LIUCCR1 | 0x0FN1 |
| LIU Channel Control Register 2 | LIUCCR2 | 0x0FN2 |
| LIU Channel Control Register 3 | LIUCCR3 | 0x0FN3 |
| LIU Channel Control Interrupt Enable Register | LIUCCIER | 0x0FN4 |
| LIU Channel Control Status Register | LIUCCSR | 0x0FN5 |
| LIU Channel Control Interrupt Status Register | LIUCCISR | 0x0FN6 |
| LIU Channel Control Cable Loss Register | LIUCCCCR | 0x0FN7 |
| LIU Channel Control Arbitrary Register 1 | LIUCCAR1 | 0x0FN8 |
| LIU Channel Control Arbitrary Register 2 | LIUCCAR2 | 0x0FN9 |
| LIU Channel Control Arbitrary Register 3 | LIUCCAR3 | 00x0FNA |
| LIU Channel Control Arbitrary Register 4 | LIUCCAR4 | 0x0FNB |
| LIU Channel Control Arbitrary Register 5 | LIUCCAR5 | 0x0FNC |
| LIU Channel Control Arbitrary Register 6 | LIUCCAR6 | 0x0FND |
| LIU Channel Control Arbitrary Register 7 | LIUCCAR7 | 0x0FNE |
| LIU Channel Control Arbitrary Register 8 | LIUCCAR8 | 0x0FNF |
| Reserved | - | 0x0F80 - 0x0FDF |
| LIU Register Summary - Global Control Registers | | |
| LIU Global Control Register 0 | LIUGCR0 | 0x0FE0 |
| LIU Global Control Register 1 | LIUGCR1 | 0x0FE1 |
| LIU Global Control Register 2 | LIUGCR2 | 0x0FE2 |
| LIU Global Control Register 3 | LIUGCR3 | 0x0FE4 |
| LIU Global Control Register 4 | LIUGCR4 | 0x0FE9 |
| LIU Global Control Register 5 | LIUGCR5 | 0x0FEA |
| Reserved | - | 0x0FEB - 0x0FEF |
| LIU Register Summary - BITS Enable Registers | | |
| LIU Transmit BITS Enable | LIUTXBITSSEN | 0x0FF0 |
| LIU Receive BITS Enable | LIURXBITSSEN | 0x0FF1 |
| Reserved | - | 0x0FF2 - 0x0FFF |

1.0 REGISTER DESCRIPTIONS - E1 MODE

All address on this register description is shown in HEX format.

TABLE 2: CLOCK SELECT REGISTER (CSR)

HEX ADDRESS: 0xN100

| BITS | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|------|-------------------------------|------|---------|---|
| 7 | LCV Insert | R/W | 0 | <p>Line Code Violation Insertion</p> <p>This bit is used to force a Line Code Violation (LCV) on the transmit output of TTIP/TRING.</p> <p>A “0” to “1” transition on this bit will cause a single LCV to be inserted on the transmit output of TTIP/TRING.</p> |
| 6 | Set T1 Mode | R/W | 0 | <p>T1/E1 Mode select</p> <p>This bit is used to program the individual channel to operate in either T1 or E1 mode.</p> <p>0 = Configures the selected channel to operate in E1 mode.</p> <p>1 = Configures the selected channel to operate in T1 mode.</p> |
| 5 | Sync All Transmitters to 8kHz | R/W | 0 | <p>Sync All Transmit Framers to 8kHz</p> <p>This bit permits the user to configure the Transmit E1 Framer block to synchronize its “transmit output” frame alignment with the 8kHz signal that is derived from the MCLK PLL, as described below.</p> <p>0 - Disables the “Sync all Transmit Framers to 8kHz” feature.</p> <p>1 - Enables the “Sync all Transmit Framers to 8kHz” feature.</p> <p>NOTE: This bit is only active if the MCLK PLL is used as the “Timing Source” for the Transmit E1 Framer blocks. CSS[1:0] of this register allows users to select the transmit source of the framer.</p> |
| 4 | Clock Loss Detect | R/W | 1 | <p>Clock Loss Detect Enable/Disable Select</p> <p>This bit enables a clock loss protection feature for the Framer whenever the recovered line clock is used as the timing source for the transmit section. If the LIU loses clock recovery, the Clock Distribution Block will detect this occurrence and automatically begin to use the internal clock derived from MCLK PLL as the Transmit source, until the LIU is able to regain clock recovery.</p> <p>0 = Disables the clock loss protection feature.</p> <p>1 = Enables the clock loss protection feature.</p> <p>NOTE: This bit needs to be enabled in order to detect the clock loss detection interrupt status (address: 0xNB00, bit 5)</p> |
| 3:2 | Reserved | R/W | 00 | Reserved |

TABLE 2: CLOCK SELECT REGISTER (CSR)

HEX ADDRESS: 0xN100

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | |
|----------|--|-----------------------|---------|---|----------|--|-----------------------|-------|---|--------|----|--|-------|----|---|--------|
| 1:0 | CSS[1:0] | R/W | 01 | <p>Clock Source Select</p> <p>These bits select the timing source for the Transmit E1 Framer block. These bits can also determine the direction of TxSERCLK, TxSYNC, and TxMSYNC in base rate operation mode (2.048MHz Clock mode).</p> <p>In Base Rate (2.048MHz Clock Mode):</p> <table><tr><th>CSS[1:0]</th><th>TRANSMIT SOURCE FOR THE TRANSMIT E1 FRAMER BLOCK</th><th>DIRECTION OF TxSERCLK</th></tr><tr><td>00/11</td><td>Loop Timing Mode The recovered line clock is chosen as the timing source.</td><td>Output</td></tr><tr><td>01</td><td>External Timing Mode The Transmit Serial Input Clock from the TxSERCLK_n input pin is chosen as the timing source.</td><td>Input</td></tr><tr><td>10</td><td>Internal Timing Mode The MCLK PLL is chosen as the timing source.</td><td>Output</td></tr></table> <p>NOTE: TxSYNC/TxMSYNC can be programmed as input or output depending on the setting of SYNC INV bit in Register Address 0xN109, bit 4. Please see Register Description for the Synchronization Mux Register (SMR - 0xN109).</p> <p>NOTES: In High-Speed or multiplexed modes, TxSERCLK, TxSYNC, and TxMSYNC are all configured as INPUTS only.</p> | CSS[1:0] | TRANSMIT SOURCE FOR THE TRANSMIT E1 FRAMER BLOCK | DIRECTION OF TxSERCLK | 00/11 | Loop Timing Mode The recovered line clock is chosen as the timing source. | Output | 01 | External Timing Mode The Transmit Serial Input Clock from the TxSERCLK_n input pin is chosen as the timing source. | Input | 10 | Internal Timing Mode The MCLK PLL is chosen as the timing source. | Output |
| CSS[1:0] | TRANSMIT SOURCE FOR THE TRANSMIT E1 FRAMER BLOCK | DIRECTION OF TxSERCLK | | | | | | | | | | | | | | |
| 00/11 | Loop Timing Mode The recovered line clock is chosen as the timing source. | Output | | | | | | | | | | | | | | |
| 01 | External Timing Mode The Transmit Serial Input Clock from the TxSERCLK_n input pin is chosen as the timing source. | Input | | | | | | | | | | | | | | |
| 10 | Internal Timing Mode The MCLK PLL is chosen as the timing source. | Output | | | | | | | | | | | | | | |

TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)

HEX ADDRESS: 0xN101

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|---------|--|------|---------|---|---------|----------------------------|----|---------------------------|----|---|----|--|----|---|
| 7 | FORCE_LOS | R/W | 0 | Force Transmit LOS (To the Line Side) This bit permits the user to configure the transmit direction circuitry (within the channel) to transmit the LOS pattern to the remote terminal equipment, as described below. 0 - Configures the transmit direction circuitry to transmit “normal” traffic 1 - Configures the transmit direction circuitry to transmit the LOS Pattern. | | | | | | | | | | |
| 6 | SR | R/W | 0 | Single Rail Mode This bit can only be set if the LIU Block is also set to single rail mode. See Register 0xNFE0, bit 7. 0 - Dual Rail 1 - Single Rail | | | | | | | | | | |
| 5:4 | LB[1:0] | R/W | 00 | Framer Loopback Selection These bits are used to select any of the following loop-back modes for the framer section. For LIU loopback modes, see the LIU configuration registers. <table><tr><th>LB[1:0]</th><th>TYPES OF LOOPBACK SELECTED</th></tr><tr><td>00</td><td>Normal Mode (No LoopBack)</td></tr><tr><td>01</td><td>Framer Local LoopBack: When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM output data. The receive input data at RTIP/RRING is ignored while an All Ones Signal is transmitted out to the line interface.</td></tr><tr><td>10</td><td>Framer Far-End (Remote) Line LoopBack: When framer remote loopback is enabled, the digital data enters the framer interface, however does not enter the framing blocks. The receive digital data from the LIU is allowed to pass through the LIU Decoder/Encoder circuitry before returning to the line interface.</td></tr><tr><td>11</td><td>Framer Payload LoopBack: When framer payload loopback is enabled, the raw data within the receive time slots are looped back to the transmit framer block where the data is re-framed according to the transmit timing.</td></tr></table> | LB[1:0] | TYPES OF LOOPBACK SELECTED | 00 | Normal Mode (No LoopBack) | 01 | Framer Local LoopBack: When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM output data. The receive input data at RTIP/RRING is ignored while an All Ones Signal is transmitted out to the line interface. | 10 | Framer Far-End (Remote) Line LoopBack: When framer remote loopback is enabled, the digital data enters the framer interface, however does not enter the framing blocks. The receive digital data from the LIU is allowed to pass through the LIU Decoder/Encoder circuitry before returning to the line interface. | 11 | Framer Payload LoopBack: When framer payload loopback is enabled, the raw data within the receive time slots are looped back to the transmit framer block where the data is re-framed according to the transmit timing. |
| LB[1:0] | TYPES OF LOOPBACK SELECTED | | | | | | | | | | | | | |
| 00 | Normal Mode (No LoopBack) | | | | | | | | | | | | | |
| 01 | Framer Local LoopBack: When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM output data. The receive input data at RTIP/RRING is ignored while an All Ones Signal is transmitted out to the line interface. | | | | | | | | | | | | | |
| 10 | Framer Far-End (Remote) Line LoopBack: When framer remote loopback is enabled, the digital data enters the framer interface, however does not enter the framing blocks. The receive digital data from the LIU is allowed to pass through the LIU Decoder/Encoder circuitry before returning to the line interface. | | | | | | | | | | | | | |
| 11 | Framer Payload LoopBack: When framer payload loopback is enabled, the raw data within the receive time slots are looped back to the transmit framer block where the data is re-framed according to the transmit timing. | | | | | | | | | | | | | |
| 3:2 | Reserved | R/W | 0 | Reserved | | | | | | | | | | |

TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)

HEX ADDRESS: 0xN101

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------------|------|---------|---|
| 1 | Encode B8ZS | R/W | 0 | Encode AMI or B8ZS/HDB3 Line Code Select This bit enables or disables the B8ZS/HDB3 encoder on the transmit path. 0 = Enables the B8ZS encoder. 1 = Disables the B8ZS encoder. NOTE: When B8ZS encoder is disabled, AMI line code is used. |
| 0 | Decode AMI/B8ZS | R/W | 0 | Decode AMI or B8ZS/HDB3 Line Code Select This bit enables or disables the B8ZS/HDB3 decoder on the receive path. 0 = Enables the B8ZS decoder. 1 = Disables the B8ZS decoder. NOTE: When B8ZS decoder is disabled, AMI line code is received. |

TABLE 4: GENERAL PURPOSE INPUT/OUTPUT 0 CONTROL REGISTER(GPIOCR0)

HEX ADDRESS: 0x0102

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--|------|---------|---|
| 7-4 | GPIO0_3DIR GPIO0_2DIR GPIO0_1DIR GPIO0_0DIR | R/W | 1111 | GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 Direction These bits permit the user to define the General Purpose I/O Pins, GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 as either Input pins or Output pins, as described below. 0 – Configures GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 to function as input pins. 1 – Configures GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 to function as output pins. <ol style="list-style-type: none"> 1. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then the user can monitor the state of these input pins by reading out the state of Bit 3-0 (GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0) within this register. 2. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins, then the user can control the state of these output pins by writing the appropriate value into Bit 3-0 (GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0) within this register. |
| 3-0 | GPIO0_3 GPIO0_2 GPIO0_1 GPIO0_0 | R/W | 0000 | GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 Control The exact function of this bit depends upon whether General Purpose I/O Pins, GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 have been configured to function as input or output pins, as described below. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then the user can monitor the state of the corresponding input pin by reading out the state of these bits. NOTE: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then writing to this particular register will have no effect on the state of this pin. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins, then the user can control the state of the corresponding output pin by writing the appropriate value to these bits. NOTE: GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 can be configured to function as input or output pins, by writing the appropriate value to Bit 7-4 (GPIO0_3DIR/GPIO0_2DIR/GPIO0_1DIR/GPIO0_0DIR) within this register. |

TABLE 5: GENERAL PURPOSE INPUT/OUTPUT 1 CONTROL REGISTER(GPIOCR1)

HEX ADDRESS: 0x4102

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--|------|---------|---|
| 7-4 | GPIO1_3DIR GPIO1_2DIR GPIO1_1DIR GPIO1_0DIR | R/W | 0000 | GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 Direction These bits permit the user to define the General Purpose I/O Pins, GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 as either Input pins or Output pins, as described below. 0 – Configures GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 to function as input pins. 1 – Configures GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 to function as output pins. <ol style="list-style-type: none"> 1. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins, then the user can monitor the state of these input pins by reading out the state of Bit 3-0 (GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0) within this register. 2. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as output pins, then the user can control the state of these output pins by writing the appropriate value into Bit 3-0 (GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0) within this register. |
| 3-0 | GPIO1_3 GPIO1_2 GPIO1_1 GPIO1_0 | R/W | 0000 | GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 Control The exact function of this bit depends upon whether General Purpose I/O Pins, GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 have been configured to function as input or output pins, as described below. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins: If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins, then the user can monitor the state of the corresponding input pin by reading out the state of these bits. <i>NOTE: If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins, then writing to this particular register will have no effect on the state of this pin.</i> If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as output pins: If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as output pins, then the user can control the state of the corresponding output pin by writing the appropriate value to these bits. <i>NOTE: GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 can be configured to function as input or output pins, by writing the appropriate value to Bit 7-4 (GPIO1_3DIR/GPIO1_2DIR/GPIO1_1DIR/GPIO1_0DIR) within this register.</i> |

TABLE 6: FRAMING SELECT REGISTER (FSR)

HEX ADDRESS: 0xN107

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--|------|---------|--|
| 7 | G.706 Annex B CRC-4 Calculation Enable | R/W | 0 | <p>G.706 Annex B CRC-4 Calculation Enable</p> <p>This bit configures the E1 Receive Framer Block to be compliant with ITU-T G.706 Annex B for CRC-to-non-CRC interworking detection. If Annex B is enabled, G.706 Annex B CRC-4 multiframe alignment algorithm is implemented. If CRC-4 alignment is enabled and not achieved in 400msec while the basic frame alignment signal is present, it is assumed that the remote end is a non CRC-4 equipment. A CRC-to-Non-CRC interworking interrupt will be generated. The CRC-to-Non-CRC interworking interrupt Status can be read from Register Address 0xNB0A.</p> <p>0 - Configures the Receive E1 Framer block to NOT support the "G.706 Annex B" CRC-4 Multiframe Alignment algorithm.</p> <p>1 - Configures the Receive E1 Framer block to support the "G.706 Annex B" CRC-4 Multiframe Alignment algorithm.</p> |
| 6 | Transmit CRC-4 Error | R/W | 0 | <p>Transmit CRC-4 Error</p> <p>This bit is used to force a continuous errored CRC pattern in the outbound CRC multiframe to be sent on the transmission line. The Transmit E1 Framer Block will implement this error by inverting the value of CRC bit (C1).</p> <p>0 = Disables the Transmit E1 Framer Block to transmit errored CRC bit.</p> <p>1 = Forces the Transmit E1 Framer Block to transmit continuous errored CRC bit.</p> <p>NOTE: This bit is ignored if CRC multi-Framing is disabled.</p> |

TABLE 6: FRAMING SELECT REGISTER (FSR)

HEX ADDRESS: 0xN107

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | |
|-----|---|---|---------|--|---|---|-------|--------------------------------------|----|---|----|---|
| 5-4 | CAS MF Align Sel[1:0] | R/W | 00 | CAS Multiframe Alignment Declaration Algorithm Select[1:0] These bits allow the user to select which CAS Multiframe Alignment Declaration algorithm the Receive E1 Framer block will employ, according to the table below. | | | | | | | | |
| | | | | <table><tr><th>CAS MF ALIGN SEL[1:0]</th><th>CAS MULTIFRAME ALIGNMENT DECLARATION ALGORITHM SELECTED</th></tr><tr><td>00/11</td><td>CAS Multiframe Alignment is Disabled</td></tr><tr><td>01</td><td>The “16-Frame” Algorithm If this alignment algorithm is selected, then the Receive E1 Framer block will monitor the 16th timeslot of each incoming E1 frame and will declare CAS Multiframe alignment (e.g., clear the Loss of CAS Multiframe” defect) condition; anytime that it detects 15 consecutive E1 frames in which bits 1 - 4 (of timeslot 16) do not contain the “CAS Multiframe Alignment” pattern; which is immediately followed by an E1 frame that DOES contain the “CAS Multiframe Alignment” pattern.</td></tr><tr><td>10</td><td>The “2-Frame” (ITU-T G.732) Algorithm If this alignment algorithm is selected, then the Receive E1 Framer block will monitor the 16th timeslot of each incoming E1 frame and will declare CAS Multiframe alignment (e.g., clear the Loss of CAS Multiframe” defect) condition; anytime that it detects a single E1 frame in which bits 1 - 4 (of timeslot 16) do not contain the “CAS Multiframe Alignment” pattern; which is immediately followed by an E1 frame that DOES contain the “CAS Multiframe Alignment” pattern.</td></tr></table> | CAS MF ALIGN SEL[1:0] | CAS MULTIFRAME ALIGNMENT DECLARATION ALGORITHM SELECTED | 00/11 | CAS Multiframe Alignment is Disabled | 01 | The “16-Frame” Algorithm If this alignment algorithm is selected, then the Receive E1 Framer block will monitor the 16th timeslot of each incoming E1 frame and will declare CAS Multiframe alignment (e.g., clear the Loss of CAS Multiframe” defect) condition; anytime that it detects 15 consecutive E1 frames in which bits 1 - 4 (of timeslot 16) do not contain the “CAS Multiframe Alignment” pattern; which is immediately followed by an E1 frame that DOES contain the “CAS Multiframe Alignment” pattern. | 10 | The “2-Frame” (ITU-T G.732) Algorithm If this alignment algorithm is selected, then the Receive E1 Framer block will monitor the 16th timeslot of each incoming E1 frame and will declare CAS Multiframe alignment (e.g., clear the Loss of CAS Multiframe” defect) condition; anytime that it detects a single E1 frame in which bits 1 - 4 (of timeslot 16) do not contain the “CAS Multiframe Alignment” pattern; which is immediately followed by an E1 frame that DOES contain the “CAS Multiframe Alignment” pattern. |
| | | | | CAS MF ALIGN SEL[1:0] | CAS MULTIFRAME ALIGNMENT DECLARATION ALGORITHM SELECTED | | | | | | | |
| | | | | 00/11 | CAS Multiframe Alignment is Disabled | | | | | | | |
| | | | | 01 | The “16-Frame” Algorithm If this alignment algorithm is selected, then the Receive E1 Framer block will monitor the 16th timeslot of each incoming E1 frame and will declare CAS Multiframe alignment (e.g., clear the Loss of CAS Multiframe” defect) condition; anytime that it detects 15 consecutive E1 frames in which bits 1 - 4 (of timeslot 16) do not contain the “CAS Multiframe Alignment” pattern; which is immediately followed by an E1 frame that DOES contain the “CAS Multiframe Alignment” pattern. | | | | | | | |
| 10 | The “2-Frame” (ITU-T G.732) Algorithm If this alignment algorithm is selected, then the Receive E1 Framer block will monitor the 16th timeslot of each incoming E1 frame and will declare CAS Multiframe alignment (e.g., clear the Loss of CAS Multiframe” defect) condition; anytime that it detects a single E1 frame in which bits 1 - 4 (of timeslot 16) do not contain the “CAS Multiframe Alignment” pattern; which is immediately followed by an E1 frame that DOES contain the “CAS Multiframe Alignment” pattern. | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | NOTE: For information on the criteria that the Receive E1 Framer block uses in order to declare the “Loss of CAS Multiframe” defect condition, please see register description for the Framing Control Register (FCR - address 0xN10B) | | | | | | | | | | |

TABLE 6: FRAMING SELECT REGISTER (FSR)

HEX ADDRESS: 0xN107

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | |
|--|-------------------------------------|------|---------|--|--|----|--------------------------------------|----|--|----|--|----|--|
| 3-2 | CRC MF Align Sel[1:0] | R/W | 00 | CRC Multiframe Alignment Declaration Criteria Select [1:0] These two bits allow the user to select which CRC-Multiframe Alignment Declaration criteria the Receive E1 Framer block will employ. The Receive E1 Framer block will check for CRC Multiframe Alignment by checking the incoming E1 data-stream and determining whether the international bits (bit 1 of timeslot 0) of non-FAS frames match the CRC multiframe alignment pattern (0,0,1,0,1,1,E1,E2). The table below provides more details on the three different CRC Multiframe Alignment Declaration Criteria. | | | | | | | | | |
| | | | | CRC MF ALIGN SEL [1:0] | CRC MULTIFRAME ALIGNMENT DECLARATION CRITERIA SELECTED | 00 | CRC Multiframe Alignment is Disabled | 01 | CRC Multiframe Alignment is Enabled. Alignment is declared if at least 1 valid CRC multiframe alignment signal (0,0,1,0,1,1,E1,E2) is observed within 8ms. | 10 | CRC Multiframe Alignment is Enabled. Alignment is declared if at least 2 valid CRC multiframe alignment signals (0,0,1,0,1,1,E1,E2) are observed within 8ms. | 11 | CRC Multiframe Alignment is Enabled. Alignment is declared if at least 3 valid CRC multiframe alignment signals (0,0,1,0,1,1,E1,E2) are observed within 8ms. |
| | | | | CRC MF ALIGN SEL [1:0] | CRC MULTIFRAME ALIGNMENT DECLARATION CRITERIA SELECTED | | | | | | | | |
| | | | | 00 | CRC Multiframe Alignment is Disabled | | | | | | | | |
| | | | | 01 | CRC Multiframe Alignment is Enabled. Alignment is declared if at least 1 valid CRC multiframe alignment signal (0,0,1,0,1,1,E1,E2) is observed within 8ms. | | | | | | | | |
| | | | | 10 | CRC Multiframe Alignment is Enabled. Alignment is declared if at least 2 valid CRC multiframe alignment signals (0,0,1,0,1,1,E1,E2) are observed within 8ms. | | | | | | | | |
| | | | | 11 | CRC Multiframe Alignment is Enabled. Alignment is declared if at least 3 valid CRC multiframe alignment signals (0,0,1,0,1,1,E1,E2) are observed within 8ms. | | | | | | | | |
| NOTE: For information on the criteria that the Receive E1 Framer block uses to declare the “Loss of CRC Multiframe Alignment” defect condition, please see register description for the Framing Control Register (FCR - 0xN10B) | | | | | | | | | | | | | |
| 1 | Additional Frame Check Enable - FAS | R/W | 0 | Additional Frame Check Enable - FAS Frame Alignment Declaration This bit permits the user to configure the Receive E1 Framer block to perform some “additional FAS frame synchronization checking” prior to declaring “FAS Frame Alignment”. If the user implements this feature, then the Receive E1 Framer block will perform some more testing on two additional E1 frames, prior to declaring the “FAS Frame Alignment” condition. 0 - Disables this additional FAS frame checking. 1 - Enables this additional FAS frame checking. | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |

TABLE 6: FRAMING SELECT REGISTER (FSR)

HEX ADDRESS: 0xN107

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|---------------------|------|---------|---|
| 0 | FAS Frame Align Sel | R/W | 0 | <p>FAS Alignment Declaration Algorithm Select</p> <p>This bit specifies which algorithm the Receive E1 Framer block uses in its search for the FAS Alignment.</p> <p>0 = Selects the FAS Alignment Algorithm 1</p> <p>1 = Selects the FAS Alignment Algorithm 2</p> <p>FAS Alignment Algorithm 1</p> <p>If the Receive E1 Framer block has been configured to use "FAS Alignment Algorithm # 1", then it will acquire FAS alignment by performing the following three steps:</p> <p>Step 1 - The Receive E1 Framer block begins by searching for the correct 7-bit FAS pattern. Go to Step 2 if found.</p> <p>Step 2 - Check if the FAS is absent in the following frame by verifying that bit 2 of the assumed timeslot 0 of the Non-FAS frame is a one. Go back to Step 1 if failed, otherwise, go to step 3.</p> <p>Step 3 - Check if the FAS is present in the assumed timeslot 0 of the third frame. Go back to Step 1 if failed.</p> <p>After the first three steps (if they all passed), the Receive E1 Framer Block will declare FAS in SYNC if Frame Check Sequence (Bit 1 of this register) is disabled. If Frame Check Sequence (Bit 1 of this register) is enabled, then the Receive E1 Framer Block will need to verify the correct frame alignment for an additional two frames.</p> <p>FAS Alignment Algorithm 2</p> <p>If the Receive E1 Framer block has been configured to support "FAS Alignment Algorithm # 2", then it will perform the following 3 steps in order to acquire and declare FAS Frame Alignment with the incoming E1 data-stream. Algorithm 2 is similar to Algorithm 1 but adds a one-frame hold off time after the second step fails. After the second step fails, it waits for the next assumed FAS in the next frame before it begins the new search for the correct FAS pattern.</p> <p>Step 1 - Algorithm 1 begins by searching for the correct 7-bit FAS pattern. Go to Step 2 if found.</p> <p>Step 2 - Check if the FAS is absent in the following frame by verifying that bit 2 of the assumed timeslot 0 of the Non-FAS frame is a one. Go back to Step 4 if failed, otherwise, go to step 3.</p> <p>Step 3 - Check if the FAS is present in the assumed timeslot 0 of the third frame. Go back to Step 1 if failed, otherwise, proceed to check for Frame Check Sequence.</p> <p>Step 4 - Wait for assumed FAS in the next frame, then go back to Step 1</p> <p>After the first three steps (if they all passed), the Receive E1 Framer Block will declare FAS in SYNC if Frame Check Sequence (Bit 1 of this register) is disabled. If Frame Check Sequence (Bit 1 of this register) is enabled, then the Receive E1 Framer Block will need to verify the correct frame alignment for an additional two frames.</p> |

TABLE 7: ALARM GENERATION REGISTER (AGR)

HEX ADDRESS: 0xN108

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | |
|----------|--|------|---------|---|----------|--------------------------|-------|---|----|--|----|---|
| 7 | Transmit AUXP Pattern | R/W | 0 | Transmit Auxiliary (AUXP) Pattern This bit permits the user to command the Transmit E1 Framer block to transmit the AUXP Pattern to the remote terminal equipment, as depicted below. 0 - Configures the Transmit E1 Framer block to NOT transmit the AUXP Pattern (which is an unframed, repeating 1010... pattern). 1 - Configures the Transmit E1 Framer block to transmit the AUXP Pattern. The device also supports AUXP pattern detection, please read register (address 0xNB0A) for more detail. | | | | | | | | |
| 6 | Loss of Frame Declaration Criteria | R/W | 0 | Loss of Frame Declaration Criteria This bit permits the user to select the “Loss of Frame Declaration Criteria” for the Receive E1 Framer block, as depicted below. 0 = Loss of Frame is declared immediately if either CRC Multiframe Alignment or FAS Alignment is lost. 1 = Loss of Frame is declared immediately if FAS Alignment is lost. If CRC Multiframe Alignment is lost for more than 8ms, E1 receive framer will force a frame search. | | | | | | | | |
| 5-4 | Transmit YEL And Multi-YEL[1:0] | R/W | 00 | Yellow Alarm and Multiframe Yellow Alarm Generation [1:0] These bits activate or deactivate the transmission of yellow and multiframe yellow alarm. The Yellow alarm and multiframe Yellow alarm can be forced to transmit as '1', or be inserted upon detection of loss of alignment. The decoding of these bits are explained as follows: <table><tr><th>YEL[1:0]</th><th>YELLOW ALARM TRANSMITTED</th></tr><tr><td>00/10</td><td>Yellow Alarm and Multiframe Yellow Alarm transmission is disabled.</td></tr><tr><td>01</td><td>Automatic Transmission of Yellow and CAS Multiframe Yellow Alarms are enabled, as described below: 1. Whenever the Receive E1 Framer block declares the LOF (Loss of FAS Framing) defect condition: The corresponding Transmit E1 Framer block will automatically transmit the Yellow Alarm indicator (by setting Bit 3 of Time-Slot 0, within the non-FAS frames) to 1" whenever (and for the duration that) the Receive E1 Framer block declares the LOF defect condition. 2. Whenever the Receive E1 Framer block declares the “Loss of CAS Multiframe Alignment” defect condition: The corresponding Transmit E1 Framer block will automatically transmit the CAS Multiframe Yellow Alarm indicator (by setting Bit 6 within “Frame 0” of Time-slot 16) to “1” whenever (and for the duration that) the Receive E1 Framer block declares the Loss of CAS Multiframe Defect condition.</td></tr><tr><td>11</td><td>Force Transmission of Yellow and Multiframe Yellow Alarm Both Yellow and Multiframe Yellow Alarm are transmitted as '1' when this is enabled.</td></tr></table> | YEL[1:0] | YELLOW ALARM TRANSMITTED | 00/10 | Yellow Alarm and Multiframe Yellow Alarm transmission is disabled. | 01 | Automatic Transmission of Yellow and CAS Multiframe Yellow Alarms are enabled, as described below: 1. Whenever the Receive E1 Framer block declares the LOF (Loss of FAS Framing) defect condition: The corresponding Transmit E1 Framer block will automatically transmit the Yellow Alarm indicator (by setting Bit 3 of Time-Slot 0, within the non-FAS frames) to 1" whenever (and for the duration that) the Receive E1 Framer block declares the LOF defect condition. 2. Whenever the Receive E1 Framer block declares the “Loss of CAS Multiframe Alignment” defect condition: The corresponding Transmit E1 Framer block will automatically transmit the CAS Multiframe Yellow Alarm indicator (by setting Bit 6 within “Frame 0” of Time-slot 16) to “1” whenever (and for the duration that) the Receive E1 Framer block declares the Loss of CAS Multiframe Defect condition. | 11 | Force Transmission of Yellow and Multiframe Yellow Alarm Both Yellow and Multiframe Yellow Alarm are transmitted as '1' when this is enabled. |
| YEL[1:0] | YELLOW ALARM TRANSMITTED | | | | | | | | | | | |
| 00/10 | Yellow Alarm and Multiframe Yellow Alarm transmission is disabled. | | | | | | | | | | | |
| 01 | Automatic Transmission of Yellow and CAS Multiframe Yellow Alarms are enabled, as described below: 1. Whenever the Receive E1 Framer block declares the LOF (Loss of FAS Framing) defect condition: The corresponding Transmit E1 Framer block will automatically transmit the Yellow Alarm indicator (by setting Bit 3 of Time-Slot 0, within the non-FAS frames) to 1" whenever (and for the duration that) the Receive E1 Framer block declares the LOF defect condition. 2. Whenever the Receive E1 Framer block declares the “Loss of CAS Multiframe Alignment” defect condition: The corresponding Transmit E1 Framer block will automatically transmit the CAS Multiframe Yellow Alarm indicator (by setting Bit 6 within “Frame 0” of Time-slot 16) to “1” whenever (and for the duration that) the Receive E1 Framer block declares the Loss of CAS Multiframe Defect condition. | | | | | | | | | | | |
| 11 | Force Transmission of Yellow and Multiframe Yellow Alarm Both Yellow and Multiframe Yellow Alarm are transmitted as '1' when this is enabled. | | | | | | | | | | | |

TABLE 7: ALARM GENERATION REGISTER (AGR)

HEX ADDRESS: 0xN108

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|-----------|--|------|---------|--|-----------|----------------------------------|----|--|----|--|----|---|----|---|
| 3-2 | Transmit AIS Pattern Select[1:0] | R/W | 00 | <p>Types of AIS Pattern Generation Select</p> <p>These bits permit the user to do the following.</p> <p>a. To select the type of AIS Pattern that the Transmit E1 Framer block will transmit.</p> <p>b. To force (via Software-control) the transmission of the “selected” AIS Pattern.</p> <table><tr><th>AISG[1:0]</th><th>TYPES OF AIS PATTERN TRANSMITTED</th></tr><tr><td>00</td><td>Transmission of AIS Indicator is Disabled The Transmit E1 Framer block will transmit “normal” E1 traffic to the remote terminal equipment.</td></tr><tr><td>01</td><td>Unframed AIS alarm Transmit E1 Framer block will transmit an Unframed All Ones Pattern, as an AIS Pattern.</td></tr><tr><td>10</td><td>The AIS-16 Pattern In this case, Time-slot 16 (within each outbound E1 frame) will be set to an “All Ones” Pattern.</td></tr><tr><td>11</td><td>Framed AIS alarm Transmit E1 Framer block will transmit a Framed All Ones Pattern, as an AIS Pattern.</td></tr></table> <p>NOTE: For “normal” operation, the user should set these bits to “[0, 0]”.</p> | AISG[1:0] | TYPES OF AIS PATTERN TRANSMITTED | 00 | Transmission of AIS Indicator is Disabled The Transmit E1 Framer block will transmit “normal” E1 traffic to the remote terminal equipment. | 01 | Unframed AIS alarm Transmit E1 Framer block will transmit an Unframed All Ones Pattern, as an AIS Pattern. | 10 | The AIS-16 Pattern In this case, Time-slot 16 (within each outbound E1 frame) will be set to an “All Ones” Pattern. | 11 | Framed AIS alarm Transmit E1 Framer block will transmit a Framed All Ones Pattern, as an AIS Pattern. |
| AISG[1:0] | TYPES OF AIS PATTERN TRANSMITTED | | | | | | | | | | | | | |
| 00 | Transmission of AIS Indicator is Disabled The Transmit E1 Framer block will transmit “normal” E1 traffic to the remote terminal equipment. | | | | | | | | | | | | | |
| 01 | Unframed AIS alarm Transmit E1 Framer block will transmit an Unframed All Ones Pattern, as an AIS Pattern. | | | | | | | | | | | | | |
| 10 | The AIS-16 Pattern In this case, Time-slot 16 (within each outbound E1 frame) will be set to an “All Ones” Pattern. | | | | | | | | | | | | | |
| 11 | Framed AIS alarm Transmit E1 Framer block will transmit a Framed All Ones Pattern, as an AIS Pattern. | | | | | | | | | | | | | |
| 1-0 | AIS Defect Declaration Criteria[1:0] | R/W | 00 | <p>AIS Defect Declaration Criteria[1:0]:</p> <p>These bits permit the user to specify the types of AIS Patterns that the Receive E1 Framer block must detect before it will declare the AIS defect condition.</p> <table><tr><th>AISD[1:0]</th><th>AIS Defect Declaration Criteria</th></tr><tr><td>00</td><td>AIS Defect Condition will NOT be declared.</td></tr><tr><td>01</td><td>Receive E1 Framer block will detect both Unframed and Framed AIS pattern</td></tr><tr><td>10</td><td>Receive E1 Framer block will detect AIS16 (Time Slot 16 AIS) pattern*.</td></tr><tr><td>11</td><td>Receive E1 Framer block will detect only Framed AIS pattern</td></tr></table> | AISD[1:0] | AIS Defect Declaration Criteria | 00 | AIS Defect Condition will NOT be declared. | 01 | Receive E1 Framer block will detect both Unframed and Framed AIS pattern | 10 | Receive E1 Framer block will detect AIS16 (Time Slot 16 AIS) pattern*. | 11 | Receive E1 Framer block will detect only Framed AIS pattern |
| AISD[1:0] | AIS Defect Declaration Criteria | | | | | | | | | | | | | |
| 00 | AIS Defect Condition will NOT be declared. | | | | | | | | | | | | | |
| 01 | Receive E1 Framer block will detect both Unframed and Framed AIS pattern | | | | | | | | | | | | | |
| 10 | Receive E1 Framer block will detect AIS16 (Time Slot 16 AIS) pattern*. | | | | | | | | | | | | | |
| 11 | Receive E1 Framer block will detect only Framed AIS pattern | | | | | | | | | | | | | |

TABLE 8: SYNCHRONIZATION MUX REGISTER (SMR)

HEX ADDRESS: 0xN109

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|-----------|--|------|---------|--|-----------|-------------------|----|--|----|---|----|---|----|--|
| 7-6 | E Bit Source Sel[1:0] | R/W | 00 | <p>Source for E bits [1:0]</p> <p>These bits permit the user to specify the source of the E-bits, within each outbound E1 frame, as depicted below.</p> <table><tr><th>ESRC[1:0]</th><th>SOURCE FOR E-BITS</th></tr><tr><td>00</td><td><p>The corresponding Receive E1 Framer block:</p><p>In this case, the E-bits will be used to indicate whether the Receive E1 Framer block has detected a CRC error within the most recently received Sub-Multiframe.</p><p>The Receive E1 Framer will indicate a received errored sub-multiframe by setting the binary state of E bit from '1' to '0' for each errored sub-multiframe.</p></td></tr><tr><td>01</td><td>All E bits (within the outbound E1 data-stream) are set to "0".</td></tr><tr><td>10</td><td>All E bits (within the outbound E1 data-stream) are set to "1".</td></tr><tr><td>11</td><td>The outgoing E bits will be used to carry data link information.</td></tr></table> <p>NOTE: This bit is only active if the Transmit E1 Framer block has been configured to internally generate and insert the various Framing Alignment bits within the outbound E1 data-stream. In other words, whenever the "Framing Alignment Pattern Source Select" bit (within Bit 0 of this Register) is set to "0".</p> | ESRC[1:0] | SOURCE FOR E-BITS | 00 | <p>The corresponding Receive E1 Framer block:</p> <p>In this case, the E-bits will be used to indicate whether the Receive E1 Framer block has detected a CRC error within the most recently received Sub-Multiframe.</p> <p>The Receive E1 Framer will indicate a received errored sub-multiframe by setting the binary state of E bit from '1' to '0' for each errored sub-multiframe.</p> | 01 | All E bits (within the outbound E1 data-stream) are set to "0". | 10 | All E bits (within the outbound E1 data-stream) are set to "1". | 11 | The outgoing E bits will be used to carry data link information. |
| ESRC[1:0] | SOURCE FOR E-BITS | | | | | | | | | | | | | |
| 00 | <p>The corresponding Receive E1 Framer block:</p> <p>In this case, the E-bits will be used to indicate whether the Receive E1 Framer block has detected a CRC error within the most recently received Sub-Multiframe.</p> <p>The Receive E1 Framer will indicate a received errored sub-multiframe by setting the binary state of E bit from '1' to '0' for each errored sub-multiframe.</p> | | | | | | | | | | | | | |
| 01 | All E bits (within the outbound E1 data-stream) are set to "0". | | | | | | | | | | | | | |
| 10 | All E bits (within the outbound E1 data-stream) are set to "1". | | | | | | | | | | | | | |
| 11 | The outgoing E bits will be used to carry data link information. | | | | | | | | | | | | | |
| 5 | MSYNC | R/W | 0 | <p>Transmit CRC Multi Frame Boundary</p> <p>This bit provides an option to use the transmit single frame boundary (TxSYNC) as the transmit multi-frame boundary (TxMSYNC) in high speed or multiplexed modes. In 2.048MHz clock mode (base rate), the TxMSYNC is used as the transmit CRC Multi frame boundary, in other clock modes (i.e. high speed or multiplexed modes), TxM-SYNC is used as an input transmit clock for the backplane interface.</p> <p>0 = Configures the TxSYNC as a single frame boundary.</p> <p>1 = Configures the TxSYNC as a CRC Multi frame boundary (TxM-SYNC) in high-speed or multiplexed mode.</p> <p>NOTE: This bit is not used in base rate (2.048MHz Clock) mode.</p> | | | | | | | | | | |

TABLE 8: SYNCHRONIZATION MUX REGISTER (SMR)

HEX ADDRESS: 0xN109

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | |
|------------|---|------|---------|---|------------|--------------------------|-------|--|----|---|----|---|
| 4 | Transmit Frame Sync Select | R/W | 0 | <p>Transmit Frame Sync Select</p> <p>This bit permits the user to configure the System-Side Terminal Equipment or the E1 Transmit Framer to dictate whenever the Transmit E1 Framer block will initiate its generation and transmission of the very next E1 frame. If the system side controls, then all of the following will be true.</p> <ol style="list-style-type: none">1. The corresponding TxSync_n and TxMSync_n pins will function as input pins.2. The Transmit E1 Framer block will initiate its generation of a new E1 frame whenever it samples the corresponding “TxSync_n” input pin “high” (via the TxSerClk_n input clock signal).3. The Transmit E1 Framer block will initiate its generation of a new CRC Multiframe whenever it samples the corresponding “TxMSync_n” input pin “high”. <p>This bit can also be used to select the direction of the transmit single frame boundary (TxSYNC) and multi-frame boundary (TxMSYNC) depending on whether TxSERCLK is chosen as the timing source for the transmit section of the framer. (CSS[1:0] = 01 in register 0xN100)</p> <p>If TxSERCLK is chosen as the timing source: 0 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls) 1 = Configures TxSYNC and TxMSYNC as outputs. (Chip Controls)</p> <p>If either Recovered Line Clock, MCLK PLL is chosen as the timing source: 0 = Configures TxSYNC and TxMSYNC as outputs. (Chip Controls) 1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls)</p> <p>NOTE: TxSERCLK is chosen as the transmit clock if CSS[1:0] of the Clock Select Register (Register Address: 0xN100) is set to b01. Recovered Clock is chosen as the transmit clock if CSS[1:0] is set to b00 or b11; Internal Clock is chosen as the transmit clock if CSS[1:0] is set to b10.</p> | | | | | | | | |
| 3-2 | Data Link Source Select [1:0] | R/W | 00 | <p>Data Link Source Select</p> <p>These bits are used to specify the source of the Data Link bits that will be inserted in the outbound E1 frames. The table below describes the three different sources from which the Data Link bits can be inserted.</p> <table><tr><th>DLSRC[1:0]</th><th>SOURCE OF DATA LINK BITS</th></tr><tr><td>00/11</td><td>TxSER Input - The transmit serial input from the transmit payload data input block will be the source for data link bits</td></tr><tr><td>01</td><td>Transmit HDLC Controller - The Transmit HDLC Controller will generate either BOS (Bit Oriented Signaling) or MOS (Message Oriented Signaling) messages which will be inserted into the Data Link bits in the outbound E1frames.</td></tr><tr><td>10</td><td>TxOH Input - The Transmit Overhead data Input Port will be the source for the Data Link bits.</td></tr></table> | DLSRC[1:0] | SOURCE OF DATA LINK BITS | 00/11 | TxSER Input - The transmit serial input from the transmit payload data input block will be the source for data link bits | 01 | Transmit HDLC Controller - The Transmit HDLC Controller will generate either BOS (Bit Oriented Signaling) or MOS (Message Oriented Signaling) messages which will be inserted into the Data Link bits in the outbound E1frames. | 10 | TxOH Input - The Transmit Overhead data Input Port will be the source for the Data Link bits. |
| DLSRC[1:0] | SOURCE OF DATA LINK BITS | | | | | | | | | | | |
| 00/11 | TxSER Input - The transmit serial input from the transmit payload data input block will be the source for data link bits | | | | | | | | | | | |
| 01 | Transmit HDLC Controller - The Transmit HDLC Controller will generate either BOS (Bit Oriented Signaling) or MOS (Message Oriented Signaling) messages which will be inserted into the Data Link bits in the outbound E1frames. | | | | | | | | | | | |
| 10 | TxOH Input - The Transmit Overhead data Input Port will be the source for the Data Link bits. | | | | | | | | | | | |

TABLE 8: SYNCHRONIZATION MUX REGISTER (SMR)

HEX ADDRESS: 0xN109

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|---|------|---------|---|
| 1 | CRC-4 Bits Source Sel | R/W | 0 | CRC-4 Bits Source Select This bit permits the user to specify the source of the CRC-4 bits, within the outbound E1 data-stream, as depicted below. 0 - Configures the Transmit E1 Framer block to internally compute and insert the CRC-4 bits within the outbound E1 data-stream. 1 - Configures the Transmit E1 Framer block to externally accept data from the TxSer_n input pin, and to insert this data into the CRC-4 bits within the outbound E1 data-stream. NOTE: This bit is ignored if CRC Multiframe Alignment is disabled |
| 0 | Framing Alignment Pattern Source Select | R/W | 0 | Framing Alignment Pattern Source Select This bit permits the user to specify the source of the various "Framing Alignment" bits (which includes the FAS bits, the CRC Multiframe Alignment bits, the E and A bits). 0 - Configures the Transmit E1 Framer block to internally generate and insert these various framing alignment bits into the outbound E1 data-stream. 1 - Configures the Transmit E1 Framer block to externally accept data from the TxSer_n input pin, and to insert this data into the FAS, CRC Multiframe, E and A bits within the outbound E1 data-stream. NOTE: Users can specify the source for E-bits in register bits 6-7 within this register if Transmit E1 Framer is configured to internally generate the various framing alignment bits (i.e. this bit set to '0'). |

TABLE 9: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS:0xN10A

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 7 | TxSa8ENB | R/W | 0 | Transmit Sa8 Enable This bit specifies if the Sa8 bits (bit 7 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. 0 = Sa8 will NOT be used to transport Data Link Information. Sa8 bits will be set to "1" within the outbound E1 data-stream if the Sa8 bits are inserted from the transmit serial input. 1 = Sa8 WILL be used to transport Data Link Information. <i>Sa8 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0xN130) setting. The data link interface uses Sa8 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0xN109) and if Sa8 bits are inserted from the transmit serial input (TxSa8SEL = 0 from Register 0xN130).</i> |
| 6 | TxSa7ENB | R/W | 0 | Transmit Sa7 Enable This bit specifies if the Sa7 bits (bit 6 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. 0 = Sa7 will NOT be used to transport Data Link Information. Sa7 bits will be set to "1" within the outbound E1 data-stream if the Sa7 bits are inserted from the transmit serial input. 1 = Sa7 WILL be used to transport Data Link Information. NOTE: <i>Sa7 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0xN130) setting. The data link interface uses Sa8 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0xN109) and if Sa7 bits are inserted from the transmit serial input (TxSa7SEL = 0 from Register 0xN130).</i> |
| 5 | TxSa6ENB | R/W | 0 | Transmit Sa6 Enable This bit specifies if the Sa6 bits (bit 5 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. 0 = Sa6 will NOT be used to transport Data Link Information. Sa6 bits will be set to "1" within the outbound E1 data-stream if the Sa6 bits are inserted from the transmit serial input. 1 = Sa6 WILL be used to transport Data Link Information. NOTE: <i>Sa6 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0xN130) setting. The data link interface uses Sa6 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0xN109) and if Sa6 bits are inserted from the transmit serial input (TxSa6SEL = 0 from Register 0xN130).</i> |
| 4 | TxSa5ENB | R/W | 0 | Transmit Sa5 Enable This bit specifies if the Sa5 bits (bit 4 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. 0 = Sa5 will NOT be used to transport Data Link Information. Sa5 bits will be set to "1" within the outbound E1 data-stream if the Sa5 bits are inserted from the transmit serial input. 1 = Sa5 WILL be used to transport Data Link Information. <i>Sa5 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0xN130) setting. The data link interface uses Sa5 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0xN109) and if Sa5 bits are inserted from the transmit serial input (TxSa5SEL = 0 from Register 0xN130).</i> |

TABLE 9: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDL SR)

HEX ADDRESS:0xN10A

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 3 | TxSa4ENB | R/W | 0 | <p>Transmit Sa4 Enable</p> <p>This bit specifies if the Sa4 bits (bit 3 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information.</p> <p>0 = Sa4 will NOT be used to transport Data Link Information. Sa4 bits will be set to "1" within the outbound E1 data-stream if the Sa4 bits are inserted from the transmit serial input.</p> <p>1 = Sa4 WILL be used to transport Data Link Information.</p> <p><i>Sa4 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0xN130) setting. The data link interface uses Sa4 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0xN109) and if Sa4 bits are inserted from the transmit serial input (TxSa5SEL = 0 from Register 0xN130).</i></p> |

TABLE 9: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS:0xN10A

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------|-------------------------------|-------------------------|---|--|---------------|-----------------------|-------------------------|-----------------------|-----|-------------------------------|-----------|-------------------|-----|-------------------------------|-----------|---|-----|-------------------------------|--------------------|---|-----|-------------------------------|--------------------|---|-----|------------------------------|-----------|-------------------|----------|----------|----------|----------|
| 2-0 | TxSIGDL[2:0] | R/W | 000 | <div><div><div><div><div>Transmit Signaling and Data Link Select[2:0]:</div><div>These bits are used to specify the source for D/E channel, National Bits in timeslot 0 of the non-FAS frames, and Timeslot 16 of the outbound E1 frames. The table below presents the settings of these three bits in detail.</div></div></div><table><thead><tr><th>TxSIGDL [2:0]</th><th>SOURCE OF D/E CHANNEL</th><th>SOURCE OF NATIONAL BITS</th><th>SOURCE OF TIMESLOT 16</th></tr></thead><tbody><tr><td>000</td><td>TxFrTD_n or TxSer_n input pin</td><td>Data link</td><td>TxSer_n input pin</td></tr><tr><td>001</td><td>TxFrTD_n or TxSer_n input pin</td><td>Data link</td><td>CAS signaling is enabled. Time Slot 16 can be inserted from any of the following:<ul style="list-style-type: none">TxSer_n input pinTSCR Register (0xN340-0xN35F)TxOH_n input pin on time slot 16 onlyTxSIG_n input pin on every slot</td></tr><tr><td>010</td><td>TxFrTD_n or TxSer_n input pin</td><td>Forced to All Ones</td><td>TxSER_n input pin or TxSIG_n input pin on time slot 16 only</td></tr><tr><td>011</td><td>TxFrTD_n or TxSer_n input pin</td><td>Forced to All Ones</td><td>CAS signaling is enabled. Time Slot 16 can be inserted from any of the following:<ul style="list-style-type: none">TxSer_n input pinTSCR Register (0xN340-0xN35F)TxOH_n input pin on time slot 16 onlyTxSIG_n input pin on every slot</td></tr><tr><td>100</td><td>TxSIG_n or TxSer_n input pin</td><td>Data link</td><td>TxSer_n input pin</td></tr><tr><td>101/110/</td><td>Not Used</td><td>Not Used</td><td>Not Used</td></tr></tbody></table></div></div> | TxSIGDL [2:0] | SOURCE OF D/E CHANNEL | SOURCE OF NATIONAL BITS | SOURCE OF TIMESLOT 16 | 000 | TxFrTD_n or TxSer_n input pin | Data link | TxSer_n input pin | 001 | TxFrTD_n or TxSer_n input pin | Data link | CAS signaling is enabled. Time Slot 16 can be inserted from any of the following: <ul style="list-style-type: none">TxSer_n input pinTSCR Register (0xN340-0xN35F)TxOH_n input pin on time slot 16 onlyTxSIG_n input pin on every slot | 010 | TxFrTD_n or TxSer_n input pin | Forced to All Ones | TxSER_n input pin or TxSIG_n input pin on time slot 16 only | 011 | TxFrTD_n or TxSer_n input pin | Forced to All Ones | CAS signaling is enabled. Time Slot 16 can be inserted from any of the following: <ul style="list-style-type: none">TxSer_n input pinTSCR Register (0xN340-0xN35F)TxOH_n input pin on time slot 16 onlyTxSIG_n input pin on every slot | 100 | TxSIG_n or TxSer_n input pin | Data link | TxSer_n input pin | 101/110/ | Not Used | Not Used | Not Used |
| TxSIGDL [2:0] | SOURCE OF D/E CHANNEL | SOURCE OF NATIONAL BITS | SOURCE OF TIMESLOT 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000 | TxFrTD_n or TxSer_n input pin | Data link | TxSer_n input pin | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 001 | TxFrTD_n or TxSer_n input pin | Data link | CAS signaling is enabled. Time Slot 16 can be inserted from any of the following: <ul style="list-style-type: none">TxSer_n input pinTSCR Register (0xN340-0xN35F)TxOH_n input pin on time slot 16 onlyTxSIG_n input pin on every slot | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 010 | TxFrTD_n or TxSer_n input pin | Forced to All Ones | TxSER_n input pin or TxSIG_n input pin on time slot 16 only | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 011 | TxFrTD_n or TxSer_n input pin | Forced to All Ones | CAS signaling is enabled. Time Slot 16 can be inserted from any of the following: <ul style="list-style-type: none">TxSer_n input pinTSCR Register (0xN340-0xN35F)TxOH_n input pin on time slot 16 onlyTxSIG_n input pin on every slot | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 100 | TxSIG_n or TxSer_n input pin | Data link | TxSer_n input pin | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 101/110/ | Not Used | Not Used | Not Used | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

TABLE 10: FRAMING CONTROL REGISTER (FCR)

HEX ADDRESS: 0xN10B

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|-----------|--|------|---------|--|-----------|--|----|--|----|--|----|--|----|--|
| 7 | Reframe | R/W | 0 | Force Reframe A '0' to '1' transition will force the Receive E1 Framer to restart the syn- chronization process. This bit field is automatically cleared (set to 0) after frame synchronization is reached. | | | | | | | | | | |
| 6-5 | Loss of CAS MF Align_Sel [1:0] | R/W | 10 | Loss of CAS Multiframe Alignment Defect Declaration Criteria Select [1:0] These two bits permit the user to select the "Loss of CAS Multiframe Alignment" defect declaration criteria. Loss of CAS Multiframe Align- ment defect is declared based on the number of consecutive CAS mul- tiframe Alignment signal received in error as indicated in the table below. <table border="1"><thead><tr><th>CASC[1:0]</th><th>LOSS OF CAS MULTIFRAME ALIGNMENT DECLARATION CRITERIA</th></tr></thead><tbody><tr><td>00</td><td>2 consecutive CAS Multiframe Alignment</td></tr><tr><td>01</td><td>3 consecutive CAS Multiframe Alignment</td></tr><tr><td>10</td><td>4 consecutive CAS Multiframe Alignment</td></tr><tr><td>11</td><td>8 consecutive CAS Multiframe Alignment</td></tr></tbody></table> <p>NOTE: These bits are active only if CAS Multiframe Alignment is enabled.</p> | CASC[1:0] | LOSS OF CAS MULTIFRAME ALIGNMENT DECLARATION CRITERIA | 00 | 2 consecutive CAS Multiframe Alignment | 01 | 3 consecutive CAS Multiframe Alignment | 10 | 4 consecutive CAS Multiframe Alignment | 11 | 8 consecutive CAS Multiframe Alignment |
| CASC[1:0] | LOSS OF CAS MULTIFRAME ALIGNMENT DECLARATION CRITERIA | | | | | | | | | | | | | |
| 00 | 2 consecutive CAS Multiframe Alignment | | | | | | | | | | | | | |
| 01 | 3 consecutive CAS Multiframe Alignment | | | | | | | | | | | | | |
| 10 | 4 consecutive CAS Multiframe Alignment | | | | | | | | | | | | | |
| 11 | 8 consecutive CAS Multiframe Alignment | | | | | | | | | | | | | |
| 4-3 | Loss of CRC Multi- frame Align_Sel[1:0] | R/W | 00 | Loss of CRC-4 Multiframe Alignment Defect Declaration Criteria Select [1:0] These two bits permit the user to select the "Loss of CRC-4 Multiframe Alignment" defect declaration criteria for the Channel. The following table presents the different CRC-4 Multiframe Algorithms in terms of the number of consecutive erred CRC-4 multiframe alignments that the E1 Receiver Framer will receive before it declares the "Loss of CRC-4 Multiframe Alignment" defect condition. <table border="1"><thead><tr><th>CRCC[1:0]</th><th>LOSS OF CRC-4 MULTIFRAME ALIGNMENT DECLARATION CRITERIA</th></tr></thead><tbody><tr><td>00</td><td>4 consecutive CRC-4 Multiframe Alignment</td></tr><tr><td>01</td><td>2 consecutive CRC-4 Multiframe Alignment</td></tr><tr><td>10</td><td>8 consecutive CRC-4 Multiframe Alignment</td></tr><tr><td>11</td><td>If TBR-4 Standard is Enabled*: 4 consecutive CRC-4 Multiframe Alignment or 915 or more CRC-4 errors If TBR-4 Standard is Disabled*: 915 or more CRC-4 errors</td></tr></tbody></table> <p>NOTE: These bits are only active if CRC Multiframe Alignment is enabled. If CRC multiframe alignment is not found in 8ms, the E1 receive framer will restart the synchronization process.</p> <p>NOTE: TBR-4 standard is enabled by writing to 0xN112, bit 6.</p> | CRCC[1:0] | LOSS OF CRC-4 MULTIFRAME ALIGNMENT DECLARATION CRITERIA | 00 | 4 consecutive CRC-4 Multiframe Alignment | 01 | 2 consecutive CRC-4 Multiframe Alignment | 10 | 8 consecutive CRC-4 Multiframe Alignment | 11 | If TBR-4 Standard is Enabled*: 4 consecutive CRC-4 Multiframe Alignment or 915 or more CRC-4 errors If TBR-4 Standard is Disabled*: 915 or more CRC-4 errors |
| CRCC[1:0] | LOSS OF CRC-4 MULTIFRAME ALIGNMENT DECLARATION CRITERIA | | | | | | | | | | | | | |
| 00 | 4 consecutive CRC-4 Multiframe Alignment | | | | | | | | | | | | | |
| 01 | 2 consecutive CRC-4 Multiframe Alignment | | | | | | | | | | | | | |
| 10 | 8 consecutive CRC-4 Multiframe Alignment | | | | | | | | | | | | | |
| 11 | If TBR-4 Standard is Enabled*: 4 consecutive CRC-4 Multiframe Alignment or 915 or more CRC-4 errors If TBR-4 Standard is Disabled*: 915 or more CRC-4 errors | | | | | | | | | | | | | |

TABLE 10: FRAMING CONTROL REGISTER (FCR)

HEX ADDRESS: 0xN10B

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | | | | | | | |
|-----------|---|------|---------|--|-----------|--|-----|---|-----|-------------------------|-----|--------------------------------------|-----|--------------------------------------|-----|--------------------------------------|-----|--------------------------------------|-----|--------------------------------------|-----|--------------------------------------|
| 2-0 | FASC [2:0] | R/W | 011 | <p>Loss of FAS Alignment Defect Declaration Criteria Select [2:0]</p> <p>These bits permit the user to specify the Loss of FAS Alignment defect declaration criteria. The following table presents the different FAS Alignment Algorithms in terms of the number of consecutive erred FAS patterns within a multiframe that the E1 Receiver Framer will receive before it declares the “Loss of FAS Alignment” defect conditions</p> <table><tr><th>FASC[2:0]</th><th>LOSS OF FAS ALIGNMENT DECLARATION CRITERIA</th></tr><tr><td>000</td><td>Setting these bits to ‘b000’ is illegal. Do not use this configuration.</td></tr><tr><td>001</td><td>1 FAS Alignment pattern</td></tr><tr><td>010</td><td>2 consecutive FAS Alignment patterns</td></tr><tr><td>011</td><td>3 consecutive FAS Alignment patterns</td></tr><tr><td>100</td><td>4 consecutive FAS Alignment patterns</td></tr><tr><td>101</td><td>5 consecutive FAS Alignment patterns</td></tr><tr><td>110</td><td>6 consecutive FAS Alignment patterns</td></tr><tr><td>111</td><td>7 consecutive FAS Alignment patterns</td></tr></table> <p>NOTE: Loss of FAS alignment will force the E1 receive framer to declare the loss of CAS multiframe alignment and loss of CRC multiframe alignment.</p> | FASC[2:0] | LOSS OF FAS ALIGNMENT DECLARATION CRITERIA | 000 | Setting these bits to ‘b000’ is illegal. Do not use this configuration. | 001 | 1 FAS Alignment pattern | 010 | 2 consecutive FAS Alignment patterns | 011 | 3 consecutive FAS Alignment patterns | 100 | 4 consecutive FAS Alignment patterns | 101 | 5 consecutive FAS Alignment patterns | 110 | 6 consecutive FAS Alignment patterns | 111 | 7 consecutive FAS Alignment patterns |
| FASC[2:0] | LOSS OF FAS ALIGNMENT DECLARATION CRITERIA | | | | | | | | | | | | | | | | | | | | | |
| 000 | Setting these bits to ‘b000’ is illegal. Do not use this configuration. | | | | | | | | | | | | | | | | | | | | | |
| 001 | 1 FAS Alignment pattern | | | | | | | | | | | | | | | | | | | | | |
| 010 | 2 consecutive FAS Alignment patterns | | | | | | | | | | | | | | | | | | | | | |
| 011 | 3 consecutive FAS Alignment patterns | | | | | | | | | | | | | | | | | | | | | |
| 100 | 4 consecutive FAS Alignment patterns | | | | | | | | | | | | | | | | | | | | | |
| 101 | 5 consecutive FAS Alignment patterns | | | | | | | | | | | | | | | | | | | | | |
| 110 | 6 consecutive FAS Alignment patterns | | | | | | | | | | | | | | | | | | | | | |
| 111 | 7 consecutive FAS Alignment patterns | | | | | | | | | | | | | | | | | | | | | |

TABLE 11: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDL SR)

HEX ADDRESS: 0xN10C

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | RxSa8ENB | R/W | 0 | Receive Sa8 Enable This bit is used to specify whether or not Sa 8 (bit 7 within timeslot 0 of non-FAS frames) will be used to receive data link information 0 = Sa8 is not used to receive data link information 1 = Sa8 is used to receive data link information NOTE: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits). |
| 6 | RxSa7ENB | R/W | 0 | Receive Sa7 Enable This bit is used to specify whether or not Sa 7 (bit 6 within timeslot 0 of non-FAS frames) will be used to receive data link information 0 = Sa7 is not used to receive data link information 1 = Sa7 is used to receive data link information NOTE: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits). |
| 5 | RxSa6ENB | R/W | 0 | Receive Sa6 Enable This bit is used to specify whether or not Sa 6 (bit 5 within timeslot 0 of non-FAS frames) will be used to receive data link information 0 = Sa6 is not used to receive data link information 1 = Sa6 is used to receive data link information NOTE: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits). |
| 4 | RxSa5ENB | R/W | 0 | Receive Sa5 Enable This bit is used to specify whether or not Sa 5 (bit 4 within timeslot 0 of non-FAS frames) will be used to receive data link information 0 = Sa5 is not used to receive data link information 1 = Sa5 is used to receive data link information NOTE: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits). |
| 3 | RxSa4ENB | R/W | 0 | Receive Sa4 Enable This bit is used to specify whether or not Sa 4 (bit 3 within timeslot 0 of non-FAS frames) will be used to receive data link information 0 = Sa4 is not used to receive data link information 1 = Sa4 is used to receive data link information NOTE: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits). |

TABLE 11: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDL SR)

HEX ADDRESS: 0xN10C

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------|------------------------------------|------------------------------|--|---|---------------|-------------|---------------|--------------|-----|------------------------------------|-----------|--------------------|-----|------------------------------------|-----------|--|-----|------------------------------------|------------------------------|--|-----|------------------------------------|------------------------------|--|-----|-----------------------------------|-----------|--------------------|-------------|----------|----------|----------|
| 2-0 | RxSIGDL[2:0] | R/W | 000 | <p>Receive Signaling and Datalink Select[2:0]:</p> <p>These bits specify the destination for the data that is to be extracted via D/E channel, National Bits in timeslot 0 of the non-FAS frames, and Timeslot 16 in the outbound frames. The table below presents the settings of these three RxSIGDL bits in detail.</p> <table><tr><th>RxSIGDL [2:0]</th><th>D/E CHANNEL</th><th>NATIONAL BITS</th><th>TIME SLOT 16</th></tr><tr><td>000</td><td>RxFrTD_n or the RxSer_n output pin</td><td>Data Link</td><td>RxSER_n output pin</td></tr><tr><td>001</td><td>RxFrTD_n or the RxSer_n output pin</td><td>Data Link</td><td>CAS signaling is enabled. Time Slot 16 can be extracted to any of the following:<ul style="list-style-type: none">• RxSer_n output pin• RSAR Register (0xN500-0xN51F)• RxOH_n output pin on time slot 16 only• RxSIG_n output pin on every time slot</td></tr><tr><td>010</td><td>RxFrTD_n or the RxSer_n output pin</td><td>Data Link forced to All Ones</td><td>Time Slot 16 can be extracted to any of the following:<ul style="list-style-type: none">• RxSer_n output pin• RSAR Register (0xN500-0xN51F)• RxOH_n output pin on time slot 16 only• RxSIG_n output pin on time slot 16 only</td></tr><tr><td>011</td><td>RxFrTD_n or the RxSer_n output pin</td><td>Data Link forced to All Ones</td><td>CAS signaling is enabled. Time Slot 16 can be extracted to any of the following:<ul style="list-style-type: none">• RxSer_n output pin• RSAR Register (0xN500-0xN51F)• RxOH_n output pin on time slot 16 onlyRxSIG_n output pin on every time slot</td></tr><tr><td>100</td><td>RxSIG_n or the RxSer_n output pin</td><td>Data Link</td><td>RxSER_n output pin</td></tr><tr><td>101/110/111</td><td>Not Used</td><td>Not Used</td><td>Not Used</td></tr></table> | RxSIGDL [2:0] | D/E CHANNEL | NATIONAL BITS | TIME SLOT 16 | 000 | RxFrTD_n or the RxSer_n output pin | Data Link | RxSER_n output pin | 001 | RxFrTD_n or the RxSer_n output pin | Data Link | CAS signaling is enabled. Time Slot 16 can be extracted to any of the following: <ul style="list-style-type: none">• RxSer_n output pin• RSAR Register (0xN500-0xN51F)• RxOH_n output pin on time slot 16 only• RxSIG_n output pin on every time slot | 010 | RxFrTD_n or the RxSer_n output pin | Data Link forced to All Ones | Time Slot 16 can be extracted to any of the following: <ul style="list-style-type: none">• RxSer_n output pin• RSAR Register (0xN500-0xN51F)• RxOH_n output pin on time slot 16 only• RxSIG_n output pin on time slot 16 only | 011 | RxFrTD_n or the RxSer_n output pin | Data Link forced to All Ones | CAS signaling is enabled. Time Slot 16 can be extracted to any of the following: <ul style="list-style-type: none">• RxSer_n output pin• RSAR Register (0xN500-0xN51F)• RxOH_n output pin on time slot 16 only RxSIG_n output pin on every time slot | 100 | RxSIG_n or the RxSer_n output pin | Data Link | RxSER_n output pin | 101/110/111 | Not Used | Not Used | Not Used |
| RxSIGDL [2:0] | D/E CHANNEL | NATIONAL BITS | TIME SLOT 16 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 000 | RxFrTD_n or the RxSer_n output pin | Data Link | RxSER_n output pin | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 001 | RxFrTD_n or the RxSer_n output pin | Data Link | CAS signaling is enabled. Time Slot 16 can be extracted to any of the following: <ul style="list-style-type: none">• RxSer_n output pin• RSAR Register (0xN500-0xN51F)• RxOH_n output pin on time slot 16 only• RxSIG_n output pin on every time slot | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 010 | RxFrTD_n or the RxSer_n output pin | Data Link forced to All Ones | Time Slot 16 can be extracted to any of the following: <ul style="list-style-type: none">• RxSer_n output pin• RSAR Register (0xN500-0xN51F)• RxOH_n output pin on time slot 16 only• RxSIG_n output pin on time slot 16 only | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 011 | RxFrTD_n or the RxSer_n output pin | Data Link forced to All Ones | CAS signaling is enabled. Time Slot 16 can be extracted to any of the following: <ul style="list-style-type: none">• RxSer_n output pin• RSAR Register (0xN500-0xN51F)• RxOH_n output pin on time slot 16 only RxSIG_n output pin on every time slot | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 100 | RxSIG_n or the RxSer_n output pin | Data Link | RxSER_n output pin | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 101/110/111 | Not Used | Not Used | Not Used | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

TABLE 12: RECEIVE SIGNALING CHANGE REGISTER 0 (RSCR 0)

HEX ADDRESS: 0xN10D

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 7 | Ch. 0 | RUR | 0 | <p>These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 0 through 7 within the incoming E1 data-stream, has changed since the last read of this register, as depicted below.</p> <p>0 - CAS data (for Time-slots 0 through 7) has NOT changed since the last read of this register.</p> <p>1 - CAS data (for Time-slots 0 through 7) HAS changed since the last read of this register.</p> <p>NOTES: 1. Bit 7 (Time-Slot 0) is NOT active, since it carries the FAS and National Bits.</p> <p>NOTE: 2. This register is only active if the incoming E1 data-stream is using Channel Associated Signaling.</p> |
| 6 | Ch. 1 | RUR | 0 | |
| 5 | Ch.2 | RUR | 0 | |
| 4 | Ch.3 | RUR | 0 | |
| 3 | Ch.4 | RUR | 0 | |
| 2 | Ch.5 | RUR | 0 | |
| 1 | Ch.6 | RUR | 0 | |
| 0 | Ch.7 | RUR | 0 | |

TABLE 13: RECEIVE SIGNALING CHANGE REGISTER 1 (RSCR 1)

HEX ADDRESS: 0xN10E

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | Ch.8 | RUR | 0 | <p>These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 8 through 15 within the incoming E1 data-stream, has changed since the last read of this register, as depicted below.</p> <p>0 - CAS data (for Time-slots 8 through 15) has NOT changed since the last read of this register.</p> <p>1 - CAS data (for Time-slots 8 through 15) HAS changed since the last read of this register.</p> <p>NOTE: This register is only active if the incoming E1 data-stream is using Channel Associated Signaling.</p> |
| 6 | Ch.9 | RUR | 0 | |
| 5 | Ch.10 | RUR | 0 | |
| 4 | Ch.11 | RUR | 0 | |
| 3 | Ch.12 | RUR | 0 | |
| 2 | Ch.13 | RUR | 0 | |
| 1 | Ch.14 | RUR | 0 | |
| 0 | Ch.15 | RUR | 0 | |

TABLE 14: RECEIVE SIGNALING CHANGE REGISTER 2 (RSCR 2)

HEX ADDRESS: 0xN10F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 7 | Ch.16 | RUR | 0 | <p>These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 16 through 23 within the incoming E1 data-stream, has changed since the last read of this register, as depicted below.</p> <p>0 - CAS data (for Time-slots 16 through 23) has NOT changed since the last read of this register.</p> <p>1 - CAS data (for Time-slots 16 through 23) HAS changed since the last read of this register.</p> <p>NOTE: This register is only active if the incoming E1 data-stream is using Channel Associated Signaling.</p> |
| 6 | Ch.17 | RUR | 0 | |
| 5 | Ch.18 | RUR | 0 | |
| 4 | Ch.19 | RUR | 0 | |
| 3 | Ch.20 | RUR | 0 | |
| 2 | Ch.21 | RUR | 0 | |
| 1 | Ch.22 | RUR | 0 | |
| 0 | Ch.23 | RUR | 0 | |

TABLE 15: RECEIVE SIGNALING CHANGE REGISTER 3 (RSCR 3)

HEX ADDRESS: 0xN110

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 7 | Ch.24 | RUR | 0 | <p>These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 24 through 31 within the incoming E1 data-stream, has changed since the last read of this register, as depicted below.</p> <p>0 - CAS data (for Time-slots 24 through 31) has NOT changed since the last read of this register.</p> <p>1 - CAS data (for Time-slots 24 through 31) HAS changed since the last read of this register.</p> <p>NOTE: This register is only active if the incoming E1 data-stream is using Channel Associated Signaling.</p> |
| 6 | Ch.25 | RUR | 0 | |
| 5 | Ch.26 | RUR | 0 | |
| 4 | Ch.27 | RUR | 0 | |
| 3 | Ch.28 | RUR | 0 | |
| 2 | Ch.29 | RUR | 0 | |
| 1 | Ch.30 | RUR | 0 | |
| 0 | Ch.31 | RUR | 0 | |

TABLE 16: RECEIVE NATIONAL BITS REGISTER (RNBR)

HEX ADDRESS: 0xN111

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|---|
| 7 | Si_FAS | RO | x | Received International Bit - FAS Frame This Read Only bit contains the value of the International Bit (e.g., the Si bit) in the most recently received FAS frame. |
| 6 | Si_nonFAS | RO | x | Received International Bit - Non FAS Frame This Read Only bit contains the value of the International Bit (e.g., the Si bit) in the most recently received non-FAS frame |
| 5 | R_ALARM | RO | x | Received A bit - Non FAS Frame This Read Only bit contains the value in the Remote Alarm Indication bit (A bit, or bit 3 of non-FAS frame) within the most recently received non-FAS frame. |
| 4 | Sa4 | RO | x | Received National Bits These Read Only bits contain the values of the National bits (Sa4-Sa8) within the most recently received non-FAS frame. |
| 3 | Sa5 | RO | x | |
| 2 | Sa6 | RO | x | |
| 1 | Sa7 | RO | x | |
| 0 | Sa8 | RO | x | |

TABLE 17: RECEIVE EXTRA BITS REGISTER (REBR)

HEX ADDRESS: 0xN112

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------|------|---------|---|
| 7 | In-Frame | RO | 0 | In Frame State: This READ-ONLY bit indicates whether the Receive E1 Framer block is currently declaring the "In-Frame" condition with the incoming E1 data-stream. 0 - Indicates that the Receive E1 Framer block is currently declaring the LOF (Loss of Frame) Defect condition. 1 - Indicates that the Receive E1 Framer block is currently declaring itself to be in the "In-Frame" condition. |
| 6 | TBR4_Std | R/W | 0 | TBR4 Standard Setting this bit will force the XRT86VX38A to be compliant with the TBR-4 standard for "Loss of CRC-4 Multiframe Alignment Criteria". 0 - Backward compatible with XRT86L38 for Loss of CRC-4 Multiframe Criteria. When CRCC[1:0] (from register 0xN10B) is set to '11', Loss of CRC-4 Multiframe Alignment will declare if 915 or more CRC-4 errors have been detected in 1 second. 1 - "TBR-4 Compliant" Loss of CRC-4 Multiframe Alignment Criteria - When CRCC[1:0] (from register 0xN10B) is set to '11', Loss of CRC-4 Multiframe Alignment will declare if 4 consecutive CRC-4 Multiframe Alignment have been received in error OR if 915 or more CRC-4 errors have been detected in 1 second. |
| 5 | AIS_Ingress | R/W | 0 | AIS Ingress Generation This bit is used to send an AIS signal (unframed all ones) on the receiver output RxSER. 0 - Disabled 1 - Rx AIS Ingress Generation Enabled |
| 4 | FRAAlarmMask | R/W | 0 | Framer Alarm Mask This bit can be used to mask the alarms associated with the Framing Mode that is selected. Regardless of the framing mode, this bit will mask to following alarms: LOF, IF, COFA, COMFA, FE, SE, and FMD. By default, the alarms are NOT masked. 0 - Disabled 1 - Framing Alarms Masked |
| 3 | EX1 | RO | x | Extra Bit 1 This READ ONLY bit field indicates the value of the most recently received Extra Bit value (bit 5 within timeslot 16 of frame 0 of the signaling multiframe). NOTE: This bit only has meaning if the framer is using Channel Associated Signaling. |
| 2 | ALARMFE | RO | x | CAS Multi-Frame Yellow Alarm This READ ONLY bit field indicates the value of the most recently received CAS Multiframe Yellow Alarm Bit (bit 6 within timeslot 16 of frame 0 of the signaling multiframe). 0 = Indicates that the E1 receive framer block is NOT receiving the CAS Multiframe Yellow Alarm. 1 = Indicates that the E1 receive framer block is currently receiving the CAS Multiframe Yellow Alarm. NOTE: This bit only has meaning if the framer is using Channel Associated Signaling. |

TABLE 17: RECEIVE EXTRA BITS REGISTER (REBR)

Hex Address: 0xN112

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 1 | EX2 | RO | x | Extra Bit 2 This READ ONLY bit field indicates the value of the most recently received Extra Bit value (bit 7 within timeslot 16 of frame 0 of the signaling multiframe). <i>NOTE: This bit only has meaning if the framer is using Channel Associated Signaling.</i> |
| 0 | EX3 | RO | x | Extra Bit 3 This READ ONLY bit field indicates the value of the most recently received Extra Bit value (bit 8 within timeslot 16 of frame 0 of the signaling multiframe). <i>NOTE: This bit only has meaning if the framer is using Channel Associated Signaling.</i> |

TABLE 18: DATA LINK CONTROL REGISTER (DLCR1)

HEX ADDRESS: 0xN113

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------------|------|---------|--|
| 7 | Reserved | - | - | Reserved. Please set this bit to '0' for normal operation. |
| 6 | MOS ABORT Disable | R/W | 0 | MOS ABORT Disable: This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 1. If the user enables this feature, then Transmit HDLC Controller block # 1 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. If the user disables this feature, then the Transmit HDLC Controller Block # 1 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. 0 - Enables the "Automatic MOS Abort" feature 1 - Disables the "Automatic MOS Abort" feature |
| 5 | Rx_FCS_DIS | R/W | 0 | Receive Frame Check Sequence (FCS) Verification Enable/Disable This bit permits the user to configure the Receive HDLC Controller Block # 1 to compute and verify the FCS value within each incoming LAPD message frame. 0 - Enables FCS Verification 1 - Disables FCS Verification |
| 4 | AutoRx | R/W | 0 | Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #1 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC1 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature. |
| 3 | Tx_ABORT | R/W | 0 | Transmit ABORT This bit configures the Transmit HDLC Controller Block #1 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. 0 - Configures the Transmit HDLC Controller Block # 1 to function normally (e.g., not transmit the ABORT sequence). 1 - Configures the Transmit HDLC Controller block # 1 to transmit the ABORT Sequence. |

TABLE 18: DATA LINK CONTROL REGISTER (DLCR1)

HEX ADDRESS: 0xN113

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|---|
| 2 | Tx_IDLE | R/W | 0 | <p>Transmit Idle (Flag Sequence Byte)</p> <p>This bit configures the Transmit HDLC Controller Block #1 to unconditionally transmit a repeating string of Flag Sequence octets (0x7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages).</p> <p>0 - Configures the Transmit HDLC Controller Block # 1 to transmit data-link information in a "normal" manner.</p> <p>1 - Configures the Transmit HDLC Controller block # 1 to transmit a repeating string of Flag Sequence Octets (0x7E).</p> <p>NOTE: This bit is ignored if the Transmit HDLC1 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.</p> |
| 1 | Tx_FCS_EN | R/W | 0 | <p>Transmit LAPD Message with Frame Check Sequence (FCS)</p> <p>This bit permits the user to configure the Transmit HDLC Controller block # 1 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message.</p> <p>0 - Configures the Transmit HDLC Controller block # 1 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message.</p> <p>1 - Configures the Transmit HDLC Controller block # 1 TO COMPUTE and append the FCS octets to the back-end of each outbound MOS data-link message.</p> <p>NOTE: This bit is ignored if the transmit HDLC1 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.</p> |
| 0 | MOS/BOS | R/W | 0 | <p>Message Oriented Signaling/Bit Oriented Signaling Send</p> <p>This bit permits the user to enable LAPD transmission through HDLC Controller Block # 1 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames.</p> <p>0 - Transmit HDLC Controller block # 1 BOS message Send.</p> <p>1 - Transmit HDLC Controller block # 1 MOS message Send.</p> <p>NOTE: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.</p> |

TABLE 19: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR1)

HEX ADDRESS: 0xN114

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------------------------|------|---------|--|
| 7 | TxHDLC1 BUFAvail/ BUFSel | R/W | 0 | <p>Transmit HDLC1 Buffer Available/Buffer Select</p> <p>This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below.</p> <p>If the user is writing data into this register bit:</p> <p>0 - Configures the Transmit HDLC1 Controller to read out and transmit the data, residing within "Transmit HDLC1 Buffer # 0", via the Data Link channel to the remote terminal equipment.</p> <p>1 - Configures the Transmit HDLC1 Controller to read out and transmit the data, residing within the "Transmit HDLC1 Buffer #1", via the Data Link channel to the remote terminal equipment.</p> <p>If the user is reading data from this register bit:</p> <p>0 - Indicates that "Transmit HDLC1 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer # 0" - Address location: 0xN600.</p> <p>1 - Indicates that "Transmit HDLC1 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer # 1" - Address location: 0xN700.</p> <p>NOTE: If one of these Transmit HDLC1 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC1 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the in-use buffer is not permitted.</p> |
| 6-0 | TDLBC[6:0] | R/W | 0000000 | <p>Transmit HDLC1 Message - Byte Count</p> <p>The exact function of these bits depends on whether the Transmit HDLC 1 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment.</p> <p>In BOS MODE:</p> <p>These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC1 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times.</p> <p>In MOS MODE:</p> <p>These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.</p> |

TABLE 20: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR1)

HEX ADDRESS: 0xN115

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|--|
| 7 | RBUFPTR | R/W | 0 | Receive HDLC1 Buffer-Pointer This bit Identifies which Receive HDLC1 buffer contains the most recently received HDLC1 message. 0 - Indicates that Receive HDLC1 Buffer # 0 contains the contents of the most recently received HDLC message. 1 - Indicates that Receive HDLC1 Buffer # 1 contains the contents of the most recently received HDLC message. |
| 6-0 | RDLBC[6:0] | R/W | 0000000 | Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #1 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC1 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode: These seven bits contain the size in bytes of the HDLC1 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes. |

TABLE 21: SLIP BUFFER CONTROL REGISTER (SBCR)

HEX ADDRESS: 0xN116

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------|------|---------|--|
| 7 | TxSB_ISFIFO | R/W | 0 | Transmit Slip Buffer Mode This bit permits the user to configure the Transmit Slip Buffer to function as either "Slip-Buffer" Mode, or as a "FIFO", as depicted below. 0 - Configures the Transmit Slip Buffer to function as a "Slip-Buffer". 1 - Configures the Transmit Slip Buffer to function as a "FIFO". <i>NOTE: Transmit slip buffer is only used in high-speed or multiplexed mode where TxSERCLKn must be configured as inputs only. Users must make sure that the "Transmit Direction" timing (i.e. TxMSYNC) and the TxSerClk input clock signal are synchronous to prevent any transmit slips from occurring.</i> <i>NOTE: The data latency is dictated by FIFO Latency in the FIFO Latency Register (register 0xN117).</i> |
| 6-5 | Reserved | - | - | Reserved |
| 4 | SB_FORCESEF | R/W | 0 | Force Signaling Freeze This bit permits the user to freeze any signaling update on the RxSIGn output pin as well as the Receive Signaling Array Register -RSAR (0xN500-0xN51F) until this bit is cleared. 0 = Signaling on RxSIG and RSAR is updated immediately. 1 = Signaling on RxSIG and RSAR is not updated until this bit is set to '0'. |
| 3 | SB_SFENB | R/W | 0 | Signal Freeze Enable Upon Buffer Slips This bit enables signaling freeze for one multiframe after the receive buffer slips. If signaling freeze is enabled, then the "Receive Channel" will freeze all signaling updates on RxSIG pin and RSAR (0xN500-0xN51F) for at least "one-multiframe" period, after a "slip-event" has been detected within the "Receive Slip Buffer". 0 = Disables signaling freeze for one multi-frame after receive buffer slips. 1 = Enables signaling freeze for one multi-frame after receive buffer slips. |
| 2 | SB_SDIR | R/W | 1 | Slip Buffer (RxSync) Direction Select This bit permits user to select the direction of the receive frame boundary (RxSYNC) signal if the receive buffer is enabled. (i.e. SB_ENB[1:0] = 01 or 10). If slip buffer is bypassed, RxSYNC is always an output pin. 0 = Selects the RxSync signal as an output 1 = Selects the RxSync signal as an input |

TABLE 21: SLIP BUFFER CONTROL REGISTER (SBCR)

HEX ADDRESS: 0xN116

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | | | | | |
|--------------|--|-----------------------|---|---|--------------|---------------------------------|-----------------------|---------------------|-------|---------------------------------|--------|--------|----|------------------|-------|---|----|--|-------|---|
| 1-0 | SB_ENB[1:0] | R/W | 01 | <p>Receive Slip Buffer Mode Select</p> <p>These bits select modes of operation for the receive slip buffer. These two bits also select the direction of RxSERCLK and RxSYNC in base clock rate (2.048MHz). The following table shows the corresponding slip buffer modes as well as the direction of the RxSYNC/RxSERCLK according to the setting of these two bits.</p> <table><tr><th>SB_ENB [1:0]</th><th>RECEIVE SLIP BUFFER MODE SELECT</th><th>DIRECTION OF RxSERCLK</th><th>DIRECTION OF RxSYNC</th></tr><tr><td>00/11</td><td>Receive Slip Buffer is bypassed</td><td>Output</td><td>Output</td></tr><tr><td>01</td><td>Slip Buffer Mode</td><td>Input</td><td>Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1: RxSYNC = Input</td></tr><tr><td>10</td><td>FIFO Mode. FIFO data latency can be programmed by the 'FIFO Latency Register' (Address = 0xN117).</td><td>Input</td><td>Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1: RxSYNC = Input</td></tr></table> <p>NOTE: If the user configures the Receive Slip Buffer to operate in the “FIFO Mode”, then the user must make sure that the RxSerClk input pin is synchronized to the Recovered Clock signal for this particular channel.</p> | SB_ENB [1:0] | RECEIVE SLIP BUFFER MODE SELECT | DIRECTION OF RxSERCLK | DIRECTION OF RxSYNC | 00/11 | Receive Slip Buffer is bypassed | Output | Output | 01 | Slip Buffer Mode | Input | Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1: RxSYNC = Input | 10 | FIFO Mode. FIFO data latency can be programmed by the 'FIFO Latency Register' (Address = 0xN117). | Input | Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1: RxSYNC = Input |
| SB_ENB [1:0] | RECEIVE SLIP BUFFER MODE SELECT | DIRECTION OF RxSERCLK | DIRECTION OF RxSYNC | | | | | | | | | | | | | | | | | |
| 00/11 | Receive Slip Buffer is bypassed | Output | Output | | | | | | | | | | | | | | | | | |
| 01 | Slip Buffer Mode | Input | Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1: RxSYNC = Input | | | | | | | | | | | | | | | | | |
| 10 | FIFO Mode. FIFO data latency can be programmed by the 'FIFO Latency Register' (Address = 0xN117). | Input | Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1: RxSYNC = Input | | | | | | | | | | | | | | | | | |

TABLE 22: FIFO LATENCY REGISTER (FFOLR)

HEX ADDRESS: 0xN117

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------------------------------|------|---------|---|
| 7-5 | Reserved | - | - | Reserved |
| 4-0 | Rx Slip Buffer FIFO Latency[4:0] | R/W | 00100 | <p>Receive Slip Buffer FIFO Latency[4:0]:</p> <p>These bits permit the user to specify the "Receive Data" Latency (in terms of RxSerClk_n clock periods), whenever the Receive Slip Buffer has been configured to operate in the "FIFO" Mode.</p> <p>NOTE: These bits are only active if the Receive Slip Buffer has been configured to operate in the FIFO Mode.</p> |

TABLE 23: DMA 0 (WRITE) CONFIGURATION REGISTER (D0WCR)

HEX ADDRESS: 0xN118

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-------|--------------|------|---------|--|
| 7 | DMA0 RST | R/W | 0 | DMA_0 Reset This bit resets the transmit DMA (Write) channel 0. 0 = Normal operation. 1 = A zero to one transition resets the transmit DMA (Write) channel 0. |
| 6 | DMA0 ENB | R/W | 0 | DMA_0 Enable This bit enables the transmit DMA_0 (Write) interface. After a transmit DMA is enabled, DMA transfers are only requested when the transmit buffer status bits indicate that there is space for a complete message or cell. The DMA write channel is used by the external DMA controller to transfer data from the external memory to the HDLC buffers within the E1 Framer. The DMA Write cycle starts by E1 Framer asserting the DMA Request ($\overline{\text{REQ0}}$) 'low', then the external DMA controller should drive the DMA Acknowledge ($\overline{\text{ACK0}}$) 'low' to indicate that it is ready to start the transfer. The external DMA controller should place new data on the Microprocessor data bus each time the Write Signal is Strobed low if the $\overline{\text{WR}}$ is configured as a Write Strobe. If $\overline{\text{WR}}$ is configured as a direction signal, then the external DMA controller would place new data on the Microprocessor data bus each time the Read Signal ($\overline{\text{RD}}$) is Strobed low. 0 = Disables the transmit DMA_0 (Write) interface 1 = Enables the transmit DMA_0 (Write) interface |
| 5 | WR TYPE | R/W | 0 | Write Type Select This bit selects the function of the $\overline{\text{WR}}$ signal. 0 = $\overline{\text{WR}}$ functions as a direction signal (indicates whether the current bus cycle is a read or write operation) and $\overline{\text{RD}}$ functions as a data strobe signal. 1 = $\overline{\text{WR}}$ functions as a write strobe signal |
| 4 - 3 | Reserved | - | - | Reserved |
| 2 | DMA0_CHAN(2) | R/W | 0 | Channel Select These three bits select which T/E1 channel within the XRT86VX38A uses the Transmit DMA_0 (Write) interface. 000 = Channel 0 001 = Reserved 001 = Channel 2 011 = Reserved 1xx = Reserved |
| 1 | DMA0_CHAN(1) | R/W | 0 | |
| 0 | DMA0_CHAN(0) | R/W | 0 | |

TABLE 24: DMA 1 (READ) CONFIGURATION REGISTER (D1RCR)

HEX ADDRESS: 0xN119

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-------|--------------|------|---------|---|
| 7-6 | Reserved | - | - | Reserved |
| 7 | DMA1 RST | R/W | 0 | DMA_1 Reset This bit resets the Receive DMA (Read) Channel 1 0 = Normal operation. 1 = A zero to one transition resets the Receive DMA (Read) channel 1. |
| 6 | DMA1 ENB | R/W | 0 | DMA1_ENB This bit enables the Receive DMA_1 (Read) interface. After a receive DMA is enabled, DMA transfers are only requested when the receive cell buffer contains a complete message or cell. The DMA read channel is used by the E1 Framer to transfer data from the HDLC buffers within the E1 Framer to external memory. The DMA Read cycle starts by E1 Framer asserting the DMA Request (REQ1) 'low', then the external DMA controller should drive the DMA Acknowledge (ACK1) 'low' to indicate that it is ready to receive the data. The E1 Framer should place new data on the Microprocessor data bus each time the Read Signal is Strobed low if the \overline{RD} is configured as a Read Strobe. If \overline{RD} is configured as a direction signal, then the E1 Framer would place new data on the Microprocessor data bus each time the Write Signal (\overline{WR}) is Strobed low. 0 = Disables the DMA_1 (Read) interface 1 = Enables the DMA_1 (Read) interface |
| 5 | RD TYPE | R/W | 0 | READ Type Select This bit selects the function of the \overline{RD} signal. 0 = \overline{RD} functions as a Read Strobe signal 1 = \overline{RD} acts as a direction signal (indicates whether the current bus cycle is a read or write operation), and \overline{WR} works as a data strobe. |
| 4 - 3 | Reserved | - | - | Reserved |
| 2 | DMA1_CHAN(2) | R/W | 0 | Channel Select These three bits select which T/E1 channel within the chip uses the Receive DMA_1 (Read) interface. 000 = Channel 0 001 = Reserved 001 = Channel 2 011 = Reserved 1xx = Reserved |
| 1 | DMA1_CHAN(1) | R/W | 0 | |
| 0 | DMA1_CHAN(0) | R/W | 0 | |

TABLE 25: INTERRUPT CONTROL REGISTER (ICR)

HEX ADDRESS: 0xN11A

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|---|
| 7-3 | Reserved | - | - | Reserved |
| 2 | INT_WC_RUR | R/W | 0 | Interrupt Write-to-Clear or Reset-upon-Read Select This bit configures all Interrupt Status bits to be either Reset Upon Read or Write-to-Clear 0 = Configures all Interrupt Status bits to be Reset Upon Read (RUR). 1 = Configures all Interrupt Status bits to be Write-to-Clear (WC). |
| 1 | ENBCLR | R/W | 0 | Interrupt Enable Auto Clear This bit configures all interrupt enable bits to clear or not clear after reading the interrupt status bit. 0 = Configures all Interrupt Enable bits to not cleared after reading the interrupt status bit. The corresponding Interrupt Enable bit will stay 'high' after reading the interrupt status bit. 1 = Configures all interrupt Enable bits to clear after reading the interrupt status bit. The corresponding interrupt enable bit will be set to 'low' after reading the interrupt status bit. |
| 0 | INTRUP_ENB | R/W | 0 | Interrupt Enable for Framer_n This bit enables the entire E1 Framer Block for Interrupt Generation. 0 = Disables the E1 framer block for Interrupt Generation 1 = Enables the E1 framer block for Interrupt Generation |

TABLE 26: LAPD SELECT REGISTER (LAPDSR)

HEX ADDRESS: 0xN11B

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-------|-----------------------------|------|---------|--|
| [7:5] | Reserved | - | - | Reserved |
| 4 | HDLC3en | R/W | 1 | HDLC Controller 3 Enable This bit is used to enable or disable HDLC Controller 3. By default, the HDLC controller is Enabled, this bit set to "1". If the HDLC controller is disabled while transmitting a message, BOS will disrupt the transmission and send all ones, MOS will send the flag sequence. 0 - Disabled 1 - Enabled |
| 3 | HDLC2en | R/W | 1 | HDLC Controller 2 Enable This bit is used to enable or disable HDLC Controller 2. By default, the HDLC controller is Enabled, this bit set to "1". If the HDLC controller is disabled while transmitting a message, BOS will disrupt the transmission and send all ones, MOS will send the flag sequence. 0 - Disabled 1 - Enabled |
| 2 | HDLC1en | R/W | 1 | HDLC Controller 1 Enable This bit is used to enable or disable HDLC Controller 1. By default, the HDLC controller is Enabled, this bit set to "1". If the HDLC controller is disabled while transmitting a message, BOS will disrupt the transmission and send all ones, MOS will send the flag sequence. 0 - Disabled 1 - Enabled |
| [1:0] | HDLC Controller Select[1:0] | R/W | 0 | HDLC Controller Select[1:0]: These bits permit the user to select any of the three (3) HDLC Controllers that he/she will use within this particular channel, as depicted below. 00 & 11 - Selects HDLC Controller # 1 01 - Selects HDLC Controller # 2 10 - Selects HDLC Controller # 3 |

TABLE 27: PERFORMANCE REPORT CONTROL REGISTER (PRCR)

HEX ADDRESS: 0xN11D

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------|------|---------|---|
| 7 | Reserved | - | - | For T1 mode only |
| 6 | RLOS_OUT_ENB | R/W | 1 | RLOS Output Enable: This bit is used to enable or disable the Receive LOS (RLOS_n) output pins. When this bit is set "Low", the RLOS_n pin will be tri-stated for all conditions. When this bit is set "High", the RLOS_n pin will pull "High" during a LOS condition and pull "Low" when data is present on RTIP/RRING. 0 - Disables the RLOS output pin. 1 - Enables the RLOS output pin. |
| 5-0 | Reserved | - | - | Reserved. |

TABLE 28: GAPPED CLOCK CONTROL REGISTER (GCCR)

HEX ADDRESS: 0xN11E

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | FrOutclk | R/W | 0 | Framer Output Clock Reference This bit is used to enable or disable high-speed T1/E1 rate on the T1OSCCLK and the E1OSCCLK output pins. By default, the output clock reference on T1OSCCLK and E1OSCCLK output pins is 1.544MHz/2.048MHz respectively. By setting this bit to a "1", the output clock reference on the T1OSCCLK and the E1OSCCLK is 49.408MHz/65.536MHz for T1/E1 respectively. 0 = Disables high-speed rate to be output on the T1OSCCLK and E1OSCCLK output pins. Standard T1/E1 Rate - 1.544MHz/2.048Mhz will be output to the T1OSCCLK and E1OSCCLK output pins respectively. 1 = Enables high-speed rate to be output on the T1OSCCLK and E1OSCCLK output pins. |
| 6-0 | Reserved | - | - | Reserved |

TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

HEX ADDRESS:0xN120

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|---|
| 7 | TxSyncFrD | R/W | 0 | Transmit Synchronous fraction data interface This bit selects whether TxCHCLK or TxSERCLK will be used for fractional data input if the transmit fractional interface is enabled. If TxSERCLK is selected to clock in fractional data input, TxCHCLK will be used as an enable signal 0 = Fractional data is clocked into the chip using TxChCLK if the transmit fractional data interface is enabled. 1 = Fractional data is clocked into the chip using TxSerClk if the transmit fractional data interface is enabled. TxChClk is used as fractional data enable. NOTE: The Time Slot Identifier Pins (TxChn[4:0]) still indicates the time slot number if the transmit fractional data interface is not enabled. Fractional Interface can be enabled by setting TxFr2048 to 1 |
| 6 | Reserved | - | - | Reserved |
| 5 | TxPLClkEnb | R/W | 0 | Transmit payload clock enable This bit configures the E1 framer to output a regular clock or a payload clock on the transmit serial clock (TxSERCLK) pin when TxSERCLK is configured to be an output. 0 = Configures the framer to output a 2.048MHz clock on the TxSERCLK pin when TxSERCLK is configured as an output. 1 = Configures the framer to output a 2.048MHz clock on the TxSERCLK pin when transmitting payload bits. There will be gaps on the TxSERCLK output pin when transmitting overhead bits. |
| 4 | TxFr2048 | R/W | 0 | Transmit Fractional/Signaling Interface Enabled This bit is used to enable or disable the transmit fractional data interface, signaling input, as well as the 32MHz transmit clock and the transmit overhead Signal output. This bit only functions when the device is configured in non-high speed or multiplexed modes of operations. If the device is configured in base rate: 0 = Configures the 5 time slot identifier pins (TxChn[4:0]) to output the channel number as usual. 1 = Configures the 5 time slot identifier pins (TxChn[4:0]) into the following different functions: TxChn[0] becomes the Transmit Serial Signaling pin (TxSIG_n) for signaling inputs. Signaling data can now be input from the TxSIG pin if configured appropriately. TxChn[1] becomes the Transmit Fractional Data Input pin (TxFrTD_n) for fractional data input. Fractional data can now be input from the TxFrTD pin if configured appropriately. TxChn[2] becomes the 32 MHz transmit clock output TxChn[3] becomes the Transmit Overhead Signal which pulses high on the first bit of each multi-frame. NOTE: This bit has no function in the high speed or multiplexed modes of operation. In high-speed or multiplexed modes, TxCHN[0] functions as TxSIGn for signaling input. |

TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

HEX ADDRESS:0xN120

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|--|
| 3 | TxICLKINV | R/W | 0 | Transmit Clock Inversion (Backplane Interface) This bit selects whether data transition will happen on the rising or falling edge of the transmit clock. 0 = Selects data transition happen on the rising edge of the transmit clocks. 1 = Selects data transition happen on the falling edge of the transmit clocks. NOTE: This feature is only available for base rate configuration (i.e. non-highspeed, or non-multiplexed modes). |
| 2 | TxMUXEN | R/W | 0 | Transmit Multiplexed Mode Enable This bit enables or disables the multiplexed mode on the transmit side. When multiplexed mode is enable, four-channel data from the backplane interface are multiplexed onto one serial stream and output to the line side. The backplane speed will be running at 16.384MHz once multiplexed mode is enabled. 0 = Disables the multiplexed mode. 1 = Enables the multiplexed mode. |

TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

HEX ADDRESS:0xN120

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|--------------|--|------|---------|--|--------------|--------------------------|----|---|----|--|----|---|----|---|
| 1 | TxIMODE[1] | R/W | 0 | Transmit Interface Mode selection This bit determines the transmit interface speed. The exact function of these two bits depends on whether Multiplexed mode is enabled or disabled. Table 30 and Table 31 shows the functions of these bits for non-multiplexed and multiplexed modes.: TABLE 30: TRANSMIT INTERFACE SPEED WHEN MULTIPLEXED MODE IS DISABLED (TxMUXEN = 0) <table><tr><th>TxIMODE[1:0]</th><th>TRANSMIT INTERFACE SPEED</th></tr><tr><td>00</td><td>2.048Mbit/s. (Base Rate) Transmit Backplane interface signals include: TxSERCLK is an input or output clock at 2.048MHz TxMSYNC is the superframe boundary at 2ms TxSYNC is the single frame boundary at 125 us TxSER is the base-rate data input</td></tr><tr><td>01</td><td>2.048Mbit/ (High-speed MVIP Mode) Transmit Backplane interface signals include: TxSERCLK is an input clock at 2.048MHz TxMSYNC will become the high speed input clock at 2.048MHz to input high-speed data TxSYNC indicates the single frame boundary TxSER is the high-speed data input</td></tr><tr><td>10</td><td>4.096Mbit/s High-speed mode: Transmit Backplane interface signals include: TxSERCLK is an input clock at 2.048MHz TxMSYNC will become the high speed input clock at 4.096MHz to input high-speed data TxSYNC indicates the single frame boundary TxSER is the high-speed data input</td></tr><tr><td>11</td><td>8.192Mbit/s High-speed mode: Transmit Backplane interface signals include: TxSERCLK is an input clock at 2.048MHz TxMSYNC will become the high speed input clock at 8.192MHz to input high-speed data TxSYNC indicates the single frame boundary TxSER is the high-speed data input</td></tr></table> | TxIMODE[1:0] | TRANSMIT INTERFACE SPEED | 00 | 2.048Mbit/s. (Base Rate) Transmit Backplane interface signals include: TxSERCLK is an input or output clock at 2.048MHz TxMSYNC is the superframe boundary at 2ms TxSYNC is the single frame boundary at 125 us TxSER is the base-rate data input | 01 | 2.048Mbit/ (High-speed MVIP Mode) Transmit Backplane interface signals include: TxSERCLK is an input clock at 2.048MHz TxMSYNC will become the high speed input clock at 2.048MHz to input high-speed data TxSYNC indicates the single frame boundary TxSER is the high-speed data input | 10 | 4.096Mbit/s High-speed mode: Transmit Backplane interface signals include: TxSERCLK is an input clock at 2.048MHz TxMSYNC will become the high speed input clock at 4.096MHz to input high-speed data TxSYNC indicates the single frame boundary TxSER is the high-speed data input | 11 | 8.192Mbit/s High-speed mode: Transmit Backplane interface signals include: TxSERCLK is an input clock at 2.048MHz TxMSYNC will become the high speed input clock at 8.192MHz to input high-speed data TxSYNC indicates the single frame boundary TxSER is the high-speed data input |
| TxIMODE[1:0] | TRANSMIT INTERFACE SPEED | | | | | | | | | | | | | |
| 00 | 2.048Mbit/s. (Base Rate) Transmit Backplane interface signals include: TxSERCLK is an input or output clock at 2.048MHz TxMSYNC is the superframe boundary at 2ms TxSYNC is the single frame boundary at 125 us TxSER is the base-rate data input | | | | | | | | | | | | | |
| 01 | 2.048Mbit/ (High-speed MVIP Mode) Transmit Backplane interface signals include: TxSERCLK is an input clock at 2.048MHz TxMSYNC will become the high speed input clock at 2.048MHz to input high-speed data TxSYNC indicates the single frame boundary TxSER is the high-speed data input | | | | | | | | | | | | | |
| 10 | 4.096Mbit/s High-speed mode: Transmit Backplane interface signals include: TxSERCLK is an input clock at 2.048MHz TxMSYNC will become the high speed input clock at 4.096MHz to input high-speed data TxSYNC indicates the single frame boundary TxSER is the high-speed data input | | | | | | | | | | | | | |
| 11 | 8.192Mbit/s High-speed mode: Transmit Backplane interface signals include: TxSERCLK is an input clock at 2.048MHz TxMSYNC will become the high speed input clock at 8.192MHz to input high-speed data TxSYNC indicates the single frame boundary TxSER is the high-speed data input | | | | | | | | | | | | | |
| 0 | TxIMODE[0] | R/W | 0 | | | | | | | | | | | |

TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

HEX ADDRESS:0xN120

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|--------------|--|------|---------|--|--------------|--------------------------|----|----------|----|----------|----|--|----|--|
| 1-0 | TxIMODE[1:0] | R/W | 0 | <div><div>(Continued):</div><div>TABLE 31: TRANSMIT INTERFACE SPEED WHEN MULTIPLEXED MODE IS ENABLED (TxMUXEN = 1)</div><table><thead><tr><th>TxIMODE[1:0]</th><th>TRANSMIT INTERFACE SPEED</th></tr></thead><tbody><tr><td>00</td><td>Reserved</td></tr><tr><td>01</td><td>Reserved</td></tr><tr><td>10</td><td>HMVIP High-Speed Multiplexed Mode Enabled: Transmit interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses “High” during the last two bits of the previous E1 frame and the first two bits of the current E1 frame.</td></tr><tr><td>11</td><td>H.100 High-Speed Multiplexed Mode Enabled: Transmit interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses “High” during the last bit of the previous E1 frame and the first bit of the current E1 frame.</td></tr></tbody></table><div><div>Transmit Backplane interface signals include:</div><div>TxSERCLK is an input clock at 2.048MHz</div><div>TxMSYNC will become the high speed input clock at 16.384MHz to input high-speed multiplexed data on the back-plane interface</div><div>TxSYNC is the single multiplexed frame boundary</div><div>TxSER is the high-speed data input</div><div>NOTE: In high speed mode, transmit data is sampled on the rising edge of the 16MHz clock edge.</div></div></div> | TxIMODE[1:0] | TRANSMIT INTERFACE SPEED | 00 | Reserved | 01 | Reserved | 10 | HMVIP High-Speed Multiplexed Mode Enabled: Transmit interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses “High” during the last two bits of the previous E1 frame and the first two bits of the current E1 frame. | 11 | H.100 High-Speed Multiplexed Mode Enabled: Transmit interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses “High” during the last bit of the previous E1 frame and the first bit of the current E1 frame. |
| TxIMODE[1:0] | TRANSMIT INTERFACE SPEED | | | | | | | | | | | | | |
| 00 | Reserved | | | | | | | | | | | | | |
| 01 | Reserved | | | | | | | | | | | | | |
| 10 | HMVIP High-Speed Multiplexed Mode Enabled: Transmit interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses “High” during the last two bits of the previous E1 frame and the first two bits of the current E1 frame. | | | | | | | | | | | | | |
| 11 | H.100 High-Speed Multiplexed Mode Enabled: Transmit interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses “High” during the last bit of the previous E1 frame and the first bit of the current E1 frame. | | | | | | | | | | | | | |

TABLE 32: PRBS CONTROL AND STATUS REGISTER 0 (PRBCSR0)

HEX ADDRESS: 0xN121

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|----------|---|------|---------|---|----------|----------------|----|---|----|---|----|---|----|---|
| 7-4 | Reserved | - | - | These bits are not used | | | | | | | | | | |
| 3 | BERT_Switch | R/W | 0 | BERT Switch This bit enables or disables the BERT switch function within the XRT86VX38A device. By enabling the BERT switch function, BERT functionality will be switched between the receive and transmit framer. E1 Receive framer will generate the BERT pattern and insert it onto the receive backplane interface, and E1 Transmit Framer will be monitoring the transmit backplane interface for BERT pattern and declare BERT LOCK if BERT has locked onto the input pattern. If BERT switch is disabled, E1 Transmit framer will generate the BERT pattern to the line interface and the receive framer will be monitoring the line for BERT pattern and declare BERT LOCK if BERT has locked onto the input pattern. 0 = Disables the BERT Switch Feature. 1 = Enables the BERT Switch Feature. | | | | | | | | | | |
| 2 | BER[1] | R/W | 0 | Bit Error Rate | | | | | | | | | | |
| 1 | BER[0] | R/W | 0 | <p>This bit is used to insert BERT bit error at the rates presented at the table below. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 within this register).</p> <p>If the BERT switch function is disabled, bit error will be inserted by the E1 transmit framer out to the line interface if this bit is enabled.</p> <p>If the BERT switch function is enabled, bit error will be inserted by the E1 receive framer out to the receive backplane interface if this bit is enabled.</p> <table><tr><th>BER[1:0]</th><th>BIT ERROR RATE</th></tr><tr><td>00</td><td>Disable Bit Error insertion to the transmit output or receive backplane interface</td></tr><tr><td>01</td><td>Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1000 (one out of one Thousand)</td></tr><tr><td>10</td><td>Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1,000,000 (one out of one million)</td></tr><tr><td>11</td><td>Disable Bit Error insertion to the transmit output or receive backplane interface</td></tr></table> | BER[1:0] | BIT ERROR RATE | 00 | Disable Bit Error insertion to the transmit output or receive backplane interface | 01 | Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1000 (one out of one Thousand) | 10 | Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1,000,000 (one out of one million) | 11 | Disable Bit Error insertion to the transmit output or receive backplane interface |
| BER[1:0] | BIT ERROR RATE | | | | | | | | | | | | | |
| 00 | Disable Bit Error insertion to the transmit output or receive backplane interface | | | | | | | | | | | | | |
| 01 | Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1000 (one out of one Thousand) | | | | | | | | | | | | | |
| 10 | Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1,000,000 (one out of one million) | | | | | | | | | | | | | |
| 11 | Disable Bit Error insertion to the transmit output or receive backplane interface | | | | | | | | | | | | | |

TABLE 32: PRBS CONTROL AND STATUS REGISTER 0 (PRBSCSR0)

HEX ADDRESS: 0xN121

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------|------|---------|--|
| 0 | UnFramedBERT | R/W | 0 | <p>Unframed BERT Pattern</p> <p>This bit enables or disables unframed BERT pattern generation (i.e. All timeslots and framing bits are all BERT data). The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 within this register).</p> <p>If BERT switch function is disabled, E1 Transmit Framer will generate an unframed BERT pattern to the line side if this bit is enabled.</p> <p>If PRBS switch function is enabled, E1 Receive Framer will generate an unframed BERT pattern to the receive backplane interface if this bit is enabled.</p> <p>0 - Disables an unframed BERT pattern generation 1 - Enables an unframed BERT pattern generation</p> |

TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

HEX ADDRESS: 0xN122

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|--|
| 7 | RxSyncFrD | R/W | 0 | Reserved |
| 6 | Reserved | - | - | Reserved |
| 5 | RxPLClkEnb | R/W | 0 | Receive payload clock enable This bit configures the E1 framer to either output a regular clock or a payload clock on the receive serial clock (RxSERCLK) pin when RxSERCLK is configured to be an output. 0 = Configures the framer to output a 2.048MHz clock on the RxSERCLK pin when RxSERCLK is configured as an output. 1 = Configures the framer to output a 2.048MHz clock on the RxSERCLK pin when receiving payload bits. There will be gaps on the RxSERCLK output pin when receiving overhead bits. |
| 4 | RxFr2048 | R/W | 0 | Receive Fractional/Signaling Interface Enabled This bit is used to enable or disable the receive signaling output and the received recovered clock output. This bit only functions when the device is configured in non-high speed or multiplexed modes of operations. If the device is configured in base rate: 0 = Disabled 1 = Enabled RxSIG_n for signaling outputs. Signaling data can now be output to the RxSIG pin if configured appropriately. RxSCLK outputs the received recovered clock signal (1.544MHz for T1) NOTE: This bit has no effect in the high speed or multiplexed modes of operation. In high-speed or multiplexed modes, RxSIG outputs the Signaling data and RxSCLK outputs the recovered clock. |
| 3 | RxICLKINV | N/A | 0 | Receive Clock Inversion (Backplane Interface) This bit selects whether data transition will happen on the rising or falling edge of the receive clock. 0 = Selects data transition happen on the rising edge of the receive clocks. 1 = Selects data transition happen on the falling edge of the receive clocks. NOTE: This feature is only available for base rate configuration (i.e. non-highspeed, or non-multiplexed modes). |
| 2 | RxMUXEN | R/W | 0 | Receive Multiplexed Mode Enable This bit enables or disables the multiplexed mode on the receive side. When multiplexed mode is enable, four channels data from the line side are multiplexed onto one serial stream and output to the back-plane interface on RxSER. The backplane speed will become 16.384MHz once multiplexed mode is enabled. 0 = Disables the multiplexed mode. 1 = Enables the multiplexed mode. |

TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

HEX ADDRESS: 0xN122

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|--------------|---|------|---------|--|--------------|-------------------------|----|---|----|---|----|---|----|---|
| 1 | RxIMODE[1] | R/W | 0 | Receive Interface Mode Selection | | | | | | | | | | |
| 0 | RxIMODE[0] | R/W | 0 | <p>This bit determines the receive interface speed. The exact function of these two bits depends on whether Receive Multiplexed mode is enabled or disabled. Table 34 and Table 35 shows the functions of these two bits for non-multiplexed and multiplexed modes.:</p> <p>TABLE 34: RECEIVE INTERFACE SPEED WHEN MULTIPLEXED MODE IS DISABLED (TxMUXEN = 0)</p> <table><tr><th>RxIMODE[1:0]</th><th>RECEIVE INTERFACE SPEED</th></tr><tr><td>00</td><td>2.048Mbit/s. (Base Rate Mode) Receive backplane interface signals include: RxSERCLK is an input or output clock at 2.048MHz RxSYNC is an input or output signal which indicates the receive single frame boundary RxSER is the base-rate data output</td></tr><tr><td>01</td><td>2.048Mbit/s (High-speed MVIP Mode) Receive Backplane Interface signals include: RxSERCLK is an input clock at 2.048MHz RxSYNC is an input signal which indicates the receive single frame boundary RxSER is the high-speed data output</td></tr><tr><td>10</td><td>4.096Mbit/s High-speed Mode: Receive Backplane Interface signals include: RxSERCLK is an input clock at 4.096MHz RxSYNC is an input signal which indicates the receive single frame boundary RxSER is the high-speed data output</td></tr><tr><td>11</td><td>8.192Mbit/s High-speed Mode: Receive Backplane Interface signals include: RxSERCLK is an input clock at 8.192MHz RxSYNC is an input signal which indicates the receive single frame boundary RxSER is the high-speed data output</td></tr></table> | RxIMODE[1:0] | RECEIVE INTERFACE SPEED | 00 | 2.048Mbit/s. (Base Rate Mode) Receive backplane interface signals include: RxSERCLK is an input or output clock at 2.048MHz RxSYNC is an input or output signal which indicates the receive single frame boundary RxSER is the base-rate data output | 01 | 2.048Mbit/s (High-speed MVIP Mode) Receive Backplane Interface signals include: RxSERCLK is an input clock at 2.048MHz RxSYNC is an input signal which indicates the receive single frame boundary RxSER is the high-speed data output | 10 | 4.096Mbit/s High-speed Mode: Receive Backplane Interface signals include: RxSERCLK is an input clock at 4.096MHz RxSYNC is an input signal which indicates the receive single frame boundary RxSER is the high-speed data output | 11 | 8.192Mbit/s High-speed Mode: Receive Backplane Interface signals include: RxSERCLK is an input clock at 8.192MHz RxSYNC is an input signal which indicates the receive single frame boundary RxSER is the high-speed data output |
| RxIMODE[1:0] | RECEIVE INTERFACE SPEED | | | | | | | | | | | | | |
| 00 | 2.048Mbit/s. (Base Rate Mode) Receive backplane interface signals include: RxSERCLK is an input or output clock at 2.048MHz RxSYNC is an input or output signal which indicates the receive single frame boundary RxSER is the base-rate data output | | | | | | | | | | | | | |
| 01 | 2.048Mbit/s (High-speed MVIP Mode) Receive Backplane Interface signals include: RxSERCLK is an input clock at 2.048MHz RxSYNC is an input signal which indicates the receive single frame boundary RxSER is the high-speed data output | | | | | | | | | | | | | |
| 10 | 4.096Mbit/s High-speed Mode: Receive Backplane Interface signals include: RxSERCLK is an input clock at 4.096MHz RxSYNC is an input signal which indicates the receive single frame boundary RxSER is the high-speed data output | | | | | | | | | | | | | |
| 11 | 8.192Mbit/s High-speed Mode: Receive Backplane Interface signals include: RxSERCLK is an input clock at 8.192MHz RxSYNC is an input signal which indicates the receive single frame boundary RxSER is the high-speed data output | | | | | | | | | | | | | |

TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

HEX ADDRESS: 0xN122

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|--------------|---|------|---------|---|--------------|--------------------------|----|----------|----|----------|----|---|----|---|
| 1-0 | RxIMODE | R/W | 0 | <div><div>(Continued):</div><div>TABLE 35: RECEIVE INTERFACE SPEED WHEN MULTIPLEXED MODE IS ENABLED (TxMUXEN = 1)</div><table><thead><tr><th>TxIMODE[1:0]</th><th>TRANSMIT INTERFACE SPEED</th></tr></thead><tbody><tr><td>00</td><td>Reserved</td></tr><tr><td>01</td><td>Reserved</td></tr><tr><td>10</td><td>HMVIP High-Speed Multiplexed Mode: Receive interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses “High” during the last two bits of the previous E1 frame and the first two bits of the current E1 frame.</td></tr><tr><td>11</td><td>H.100 High-Speed Multiplexed Mode: Receive interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses “High” during the last bit of the previous E1 frame and the first bit of the current E1 frame.</td></tr></tbody></table><div>Receive Backplane Interface signals include: RxSERCLK is an input clock at 16.384MHz RxSYNC is an input signal which indicates the multiplexed frame boundary. The length of RxSYNC depends on the multiplexed mode selected. RxSER is the high-speed data output NOTE: In high speed mode, receive data is clocked out on the rising edge of the 16MHz clock edge.</div></div> | TxIMODE[1:0] | TRANSMIT INTERFACE SPEED | 00 | Reserved | 01 | Reserved | 10 | HMVIP High-Speed Multiplexed Mode: Receive interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses “High” during the last two bits of the previous E1 frame and the first two bits of the current E1 frame. | 11 | H.100 High-Speed Multiplexed Mode: Receive interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses “High” during the last bit of the previous E1 frame and the first bit of the current E1 frame. |
| TxIMODE[1:0] | TRANSMIT INTERFACE SPEED | | | | | | | | | | | | | |
| 00 | Reserved | | | | | | | | | | | | | |
| 01 | Reserved | | | | | | | | | | | | | |
| 10 | HMVIP High-Speed Multiplexed Mode: Receive interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses “High” during the last two bits of the previous E1 frame and the first two bits of the current E1 frame. | | | | | | | | | | | | | |
| 11 | H.100 High-Speed Multiplexed Mode: Receive interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses “High” during the last bit of the previous E1 frame and the first bit of the current E1 frame. | | | | | | | | | | | | | |

TABLE 36: PRBS CONTROL AND STATUS REGISTER 1 (PRBSCSR1)

HEX ADDRESS: 0xN123

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 7 | PRBSTyp | R/W | 0 | <p>PRBS Pattern Type</p> <p>This bit selects the type of PRBS pattern that the E1 Transmit/Receive framer will generate or detect. PRBS 15 ($X^{15} + X^{14} + 1$) Polynomial or QRTS (Quasi-Random Test Signal) Pattern can be generated by the transmit or receive framer depending on whether PRBS switch function is enabled or not (bit 3 in register 0xN121).</p> <p>If the PRBS Switch function is disabled, E1 transmit framer will generate either PRBS 15 or QRTS pattern and output to the line interface. PRBS 15 or QRTS pattern depends on the setting of this bit.</p> <p>If the PRBS Switch function is enabled, E1 receive framer will generate either PRBS 15 or QRTS pattern and output to the receive back plane interface. PRBS 15 or QRTS pattern depends on the setting of this bit.</p> <p>0 = Enables the PRBS 15 ($X^{15} + X^{14} + 1$) Polynomial generation. 1 = Enables the QRTS (Quasi-Random Test Signal) pattern generation.</p> |
| 6 | ERRORIns | R/W | 0 | <p>Error Insertion</p> <p>This bit is used to insert a single BERT error to the transmit or receive output depending on whether BERT switch function is enabled or not. (bit 3 in register 0xN121).</p> <p>If the BERT Switch function is disabled, E1 transmit framer will insert a single BERT error and output to the line interface if this bit is enabled.</p> <p>If the BERT Switch function is enabled, E1 receive framer will insert a single BERT error and output to the receive back plane interface if this bit is enabled.</p> <p>A '0' to '1' transition will cause one output bit inverted in the BERT stream.</p> <p>NOTE: This bit only works if BERT generation is enabled.</p> |
| 5 | DATAInv | R/W | 0 | <p>BERT Data Invert:</p> <p>This bit inverts the Transmit BERT output data and the Receive BERT input data. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121).</p> <p>If the BERT Switch function is disabled and if this bit is enabled, E1 transmit framer will invert the BERT data before it outputs to the line interface, and the E1 receive framer will invert the incoming BERT data before it receives it.</p> <p>If the BERT Switch function and this bit are both enabled, E1 receive framer will invert the BERT data before it outputs to the line interface, and the E1 transmit framer will invert the incoming BERT data before it receives it.</p> <p>0 - Transmit and Receive Framer will NOT invert the Transmit and Receive BERT data. 1 - Transmit and Receive Framer will invert the Transmit and Receive BERT data.</p> |

TABLE 36: PRBS CONTROL AND STATUS REGISTER 1 (PRBCSR1)

HEX ADDRESS: 0xN123

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|---|
| 4 | RxBERTLock | RO | 0 | Lock Status This bit indicates whether or not the Receive or Transmit BERT lock has obtained. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If the BERT Switch function is disabled, E1 receive framer will declare LOCK if BERT has locked onto the input pattern. If the BERT Switch function is disabled, E1 transmit framer will declare LOCK if BERT has locked onto the input pattern. 0 = Indicates the Receive BERT has not Locked onto the input patterns. 1 = Indicates the Receive BERT has locked onto the input patterns. |
| 3 | RxBERTEnb | R/W | 0 | Receive BERT Detection/Generation Enable This bit enables or disables the receive BERT pattern detection or generation. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If the BERT switch function is disabled and if this bit is enabled, E1 Receive Framer will detect the incoming BERT pattern from the line side and declare BERT lock if incoming data locks onto the BERT pattern. If the BERT switch function and this bit are both enabled, E1 Transmit Framer will detect the incoming BERT pattern from the transmit backplane interface and declare BERT lock if incoming data locks onto the BERT pattern. 0 = Disables the Receive BERT pattern detection. 1 = Enables the Receive BERT pattern detection. |
| 2 | TxBERTEnb | R/W | 0 | Transmit BERT Generation Enable This bit enables or disables the Transmit BERT pattern generator. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If BERT switch function is disabled, E1 Transmit Framer will generate the BERT pattern to the line side if this bit is enabled. If BERT switch function is enabled, E1 Receive Framer will generate the BERT pattern to the receive backplane interface if this bit is enabled. 0 = Disables the Transmit BERT pattern generator. 1 = Enables the Transmit BERT pattern generator. |
| 1 | RxBypass | R/W | 0 | Receive Framer Bypass This bit enables or disables the Receive E1 Framer bypass. 0 = Disables the Receive E1 framer Bypass. 1 - Enables the Receive E1 Framer Bypass |
| 0 | TxBypass | R/W | 0 | Transmit Framer Bypass This bit enables or disables the Transmit E1 Framer bypass. 0 = Disables the Transmit E1 framer Bypass. 1 - Enables the Transmit E1 Framer Bypass |

TABLE 37: LOOPBACK CODE CONTROL REGISTER (LCCR)

HEX ADDRESS: 0xN124

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|-----------------------|
| 7-0 | Reserved | - | - | For T1 mode only |

TABLE 38: TRANSMIT LOOPBACK CODER REGISTER (TLCR)

HEX ADDRESS: 0xN125

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|-----------------------|
| 7-0 | Reserved | - | - | For T1 mode only |

TABLE 39: RECEIVE LOOPBACK ACTIVATION CODE REGISTER (RLACR)
0xN126

HEX ADDRESS:

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|-----------------------|
| 7-0 | Reserved | | | For T1 mode only |

TABLE 40: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER (RLDCR)

HEX ADDRESS: 0xN127

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|-----------------------|
| 7-0 | Reserved | | | For T1 mode only |

TABLE 41: DEFECT DETECTION ENABLE REGISTER (DDER)

HEX ADDRESS: 0xN129

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | DEFDET | R/W | 1 | For defect detection per ANSI T1.231-1997 and T1.403-1999, user should leave this bit set to '1'. |

TABLE 42: TRANSMIT Sa SELECT REGISTER (TSASR)

HEX ADDRESS: 0xN130

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | TxSa8SEL | R/W | 0 | Transmit Sa8 bit select This bit determines whether National Bit (Sa8) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa8 register (Register address = 0xN137). 0 = Selects Sa 8 to be inserted from the Transmit Serial input (TxSER_n) input pin. 1 = Selects Sa 8 to be inserted from the Transmit Sa8 Register (Register address = 0xN137) |
| 6 | TxSa7SEL | R/W | 0 | Transmit Sa7 bit select This bit determines whether National Bit (Sa7) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa7 register (Register address = 0xN136). 0 = Selects Sa 7 to be inserted from the Transmit Serial input (TxSER_n) input pin. 1 = Selects Sa 7 to be inserted from the Transmit Sa7 Register (Register address = 0xN136) |
| 5 | TxSa6SEL | R/W | 0 | Transmit Sa6 bit select This bit determines whether National Bit (Sa6) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa6 register (Register address = 0xN135). 0 = Selects Sa 6 to be inserted from the Transmit Serial input (TxSER_n) input pin. 1 = Selects Sa 6 to be inserted from the Transmit Sa6 Register (Register address = 0xN135) |
| 4 | TxSa5SEL | R/W | 0 | Transmit Sa5bit select This bit determines whether National Bit (Sa5) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa5 register (Register address = 0xN134). 0 = Selects Sa 5 to be inserted from the Transmit Serial input (TxSER_n) input pin. 1 = Selects Sa 5 to be inserted from the Transmit Sa5 Register (Register address = 0xN134) |
| 3 | TxSa4SEL | R/W | 0 | Transmit Sa4 bit select This bit determines whether National Bit (Sa4) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa4 register (Register address = 0xN133). 0 = Selects Sa 4 to be inserted from the Transmit Serial input (TxSER_n) input pin. 1 = Selects Sa 4 to be inserted from the Transmit Sa4 Register (Register address = 0xN133) |

TABLE 42: TRANSMIT Sa SELECT REGISTER (TSASR)

HEX ADDRESS: 0xN130

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 2 | LB1ENB | R/W | 0 | Local Loopback 1 auto enable This bit enables or disables local loopback mode when the National bits (Sa5, Sa6) and the A bit (remote alarm bit) received from the transmit backplane interface follows a specific pattern. Local loopback is activated when the National Bits (Sa5, Sa 6) and A bit (remote alarm bit) follow the following pattern from the transmit serial input. (TxSER_n pin) Sa5 = 00000000 occur for 8 consecutive times Sa6 = 11111111 occur for 8 consecutive times A = 11111111 occur for 8 consecutive times NOTE: This feature only works if Sa bits are provided from the transmit serial input pin (TxSER_n) |
| 1 | LB2ENB | R/W | 0 | Local Loopback 2 auto enable This bit enables or disables local loopback mode when the National bits (Sa5, Sa6) received from the transmit backplane interface follows a specific pattern. Local loopback is activated when the National Bits (Sa5, Sa 6) and A bit (remote alarm bit) follow the following pattern from the transmit serial input. (TxSER_n pin) Sa5 = 00000000 occur for 8 consecutive times, and Sa6 = 10101010 occur for 8 consecutive times, and A = 11111111 occur for 8 consecutive times NOTE: This feature only works if Sa bits are provided from the transmit serial input pin (TxSER_n) |
| 0 | LBRENB | R/W | 0 | Local Loopback release enable This bit releases the local loopback mode when the National bits (Sa5, Sa6) received from the transmit backplane interface follows a specific pattern. Local loopback is released when the National Bits (Sa5, Sa 6) follow the following pattern from the transmit serial input. (TxSER_n pin) Sa5 = 00000000 occur for 8 consecutive times Sa6 = 00000000 occur for 8 consecutive times NOTE: This feature only works if Sa bits are provided from the transmit serial input pin (TxSER_n) |

TABLE 43: TRANSMIT Sa AUTO CONTROL REGISTER 1 (TSACR1)

HEX ADDRESS: 0xN131

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------|------|---------|---|
| 7 | LOSLFA_1_ENB | R/W | 0 | LOS/LFA 1 automatic transmission This bit enables the automatic Sa-bit transmission upon detecting Loss of Signal (LOS) or Loss of frame alignment (LFA) condition. Upon detecting Loss of Signal or Loss of Frame alignment condition, E1 framer will transmit the Sa5 bit as '1', and Sa6 bit as '0' pattern. See Table 44 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS or LFA conditions. |
| 6 | LOS_1_ENB | R/W | 0 | LOS 1 automatic transmission This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) condition. Upon detecting Loss of Signal condition, E1 framer will transmit the Alarm bit (A bit) as '1', Sa5 bit as '1', and Sa6 bit as '1110' pattern. See Table 44 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS condition. |
| 5 | LOSLFA_2_ENB | R/W | 0 | LOS/LFA 2 automatic transmission This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) or Loss of frame alignment (LFA) condition. Upon detecting Loss of Signal or Loss of Frame alignment condition, E1 framer will transmit the Alarm bit (A bit) as '1', Sa5 bit as '0', and Sa6 bit as '0' pattern. See Table 44 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS or LFA conditions. |
| 4 | LOSLFA_3_ENB | R/W | 0 | LOS/LFA 3 automatic transmission This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) or Loss of frame alignment (LFA) condition. Upon detecting Loss of Signal or Loss of Frame alignment condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', and Sa6 bit as '1100' pattern. See Table 44 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS/LFA conditions. |
| 3 | LOSLFA_4_ENB | R/W | 0 | LOS/LFA 4 automatic transmission This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) or Loss of frame alignment (LFA) condition. Upon detecting Loss of Signal or Loss of Frame alignment condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', and Sa6 bit as '1110' pattern. See Table 44 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS/LFA conditions. |
| 2 | NOP_ENB | R/W | 0 | Reserved |

TABLE 43: TRANSMIT Sa AUTO CONTROL REGISTER 1 (TSACR1)

HEX ADDRESS: 0xN131

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------------|------|---------|--|
| 1 | NOP_LOSLFA_ENB | R/W | 0 | Reserved |
| 0 | LOS_2_ENB | R/W | 0 | LOS 3 automatic transmission This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) condition. Upon detecting Loss of Signal condition, E1 framer will transmit the Sa5 and Sa6 bit as an Auxiliary (10101010...) pattern See Table 44 for the transmit Sa5, Sa6, and A bit format upon detecting LOS condition. |

The following table demonstrates the conditions on the receive side which trigger the Automatic Sa, and A bit transmission when TSACR1 bits are enabled.

TABLE 44: CONDITIONS ON RECEIVE SIDE WHEN TSACR1 BITS ARE ENABLED

| CONDITIONS | ACTIONS - SENDING PATTERN | | | COMMENTS |
|---|---------------------------|-----|------|----------------------------------|
| | A | Sa5 | Sa6 | |
| LOSLFA_1_ENB: Loss of signal or Loss of frame alignment | X | 1 | 0000 | LOS/LFA at TE (FC2) |
| LOS_1_ENB: Loss of signal | 1 | 1 | 1110 | LOS (FC3) |
| LOSLFA_2_ENB: LOS or LFA | 1 | 0 | 0000 | LOS/LFA (FCL) |
| LOSLFA_3_ENB: LOS or LFA | 0 | 1 | 1100 | LOS/LFA (FC4) |
| LOSLFA_4_ENB: LOS or LFA | 0 | 1 | 1110 | LOS/LFA (FC3&FC4) |
| NOP_ENB: Loss of power | 0 | 1 | 1000 | Loss of power at NT1 |
| NOP_LOSLFA_ENB: Loss of power and LOS or LFA | 1 | 1 | 1000 | Loss of power and LOS/LFA |
| LOS_2_ENB: LOS | AUXP pattern | | | LOS (FC1). Transmit AUXP pattern |

TABLE 45: TRANSMIT Sa AUTO CONTROL REGISTER 2 (TSACR2)

HEX ADDRESS: 0xN132

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------------|------|---------|--|
| 7 | AIS_1_ENB | R/W | 0 | AIS reception This bit enables the automatic Sa-bit transmission upon detecting AIS condition. Upon detecting the AIS condition, E1 framer will transmit the Alarm bit (A bit) as '1', Sa5 bit as '1', and Sa6 bit as '1'. See Table 46 for the transmit Sa5, Sa6, and A bit pattern upon detecting AIS condition. |
| 6 | AIS_2_ENB | R/W | 0 | AIS reception This bit enables the automatic Sa-bit transmission upon detecting AIS condition. Upon detecting the AIS condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', and Sa6 bit as '1'. See Table 46 for the transmit Sa5, Sa6, and A bit pattern upon detecting AIS condition. |
| 5 | Reserved | - | - | Reserved |
| 4 | Reserved | - | - | Reserved |
| 3 | CRCREP_ENB[1] | R/W | 0 | CRC report These two bits enable the automatic Sa-bit transmission upon detecting Far End Block Error (i.e. received E bit = 0). Upon detecting the Far End Block Error (FEBE) condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', Sa6 bit as '0000', and E bit as '0' pattern if these two bits are set to '01'. If these two bits are set to '10', E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '0', Sa6 bit as '0000', and E bit as '0' pattern upon detecting the Far End Block Error (FEBE). If these two bits are set to '11', E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', Sa6 bit as '0001', and E bit as '1' pattern upon detecting the Far End Block Error (FEBE). See Table 46 for the transmit Sa5, Sa6, E, and A bit pattern upon detecting FEBE condition. |
| 2 | CRCREP_ENB[0] | R/W | 0 | |
| 1 | CRCDET_ENB | R/W | 0 | CRC detection This bit enables the automatic Sa-bit transmission upon detecting CRC-4 error condition. Upon detecting CRC-4 error condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', Sa6 bit as '0010', and E bit as '1' pattern. See Table 46 for the transmit Sa5, Sa6, E, and A bit pattern upon detecting CRC-4 error condition. |
| 0 | CRCREC AND DET_ENB | R/W | 0 | CRC report and detect This bit enables automatic Sa-bit transmission upon detecting both Far End Block Error (FEBE) and CRC-4 error conditions. Upon detecting both Far End Block Error (FEBE) and CRC-4 error condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', Sa6 bit as '0011', and E bit as '1' pattern. See Table 46 for the transmit Sa5, Sa6, E, and A bit pattern upon detecting both FEBE and CRC-4 error conditions. |

The following table demonstrates the conditions on receive side which trigger the Automatic Sa, E, and A bits transmission when TSACR2 bits are enabled.

TABLE 46: CONDITIONS ON RECEIVE SIDE WHEN TSACR2 BITS ENABLED

| CONDITIONS | ACTIONS - SENDING PATTERN FOR | | | |
|---------------------------------------|-------------------------------|-----|------|---|
| | A | SA5 | SA6 | E |
| AIS_1_ENB | 1 | 1 | 1111 | X |
| AIS_2_ENB | 0 | 1 | 1111 | x |
| CRCREP_ENB = 01, CRC reported (E = 0) | 0 | 1 | 0000 | 0 |
| CRCREP_ENB = 10, CRC reported | 0 | 0 | 0000 | 0 |
| CRCREP_ENB = 11, CRC reported | 0 | 1 | 0001 | 1 |
| CRCDET_ENB | 0 | 1 | 0010 | 1 |
| CRCDET/REP_ENB | 0 | 1 | 0011 | 1 |

TABLE 47: TRANSMIT Sa4 REGISTER (TSA4R)

HEX ADDRESS: 0xN133

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|----------|---|
| 7-0 | TxSa4[7:0] | R/W | 11111111 | Transmit Sa4 Sequence The content of this register sources the transmit Sa4 bits if data link selects Sa 4 bit for transmission and if Sa4 is inserted from register. (i.e. TxSa4ENB bit in register 0xN10A = 1 and TxSa4SEL bit in register 0xN130 = 1). Bit 7 of this register is transmitted in the Sa4 position in frame 2 of the CRC-4 multiframe, and bit 6 of this register is transmitted in the Sa4 position in frame 4 of the CRC-4 multiframe,...etc. |

TABLE 48: TRANSMIT Sa5 REGISTER (TSA5R)

HEX ADDRESS: 0xN134

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|----------|---|
| 7-0 | TxSa5[7:0] | R/W | 11111111 | Transmit Sa5 Sequence The content of this register sources the transmit Sa5 bits if data link selects Sa 5 bit for transmission and if Sa5 is inserted from register. (i.e. TxSa5ENB bit in register 0xN10A = 1 and TxSa5SEL bit in register 0xN130 = 1). Bit 7 of this register is transmitted in the Sa5 position in frame 2 of the CRC-4 multiframe, and bit 6 of this register is transmitted in the Sa5 position in frame 4 of the CRC-4 multiframe,...etc. |

TABLE 49: TRANSMIT Sa6 REGISTER (TSA6R)

HEX ADDRESS: 0xN135

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|----------|---|
| 7-0 | TxSa6[7:0] | R/W | 11111111 | Transmit Sa6 Sequence The content of this register sources the transmit Sa6 bits if data link selects Sa 6 bit for transmission and if Sa6 is inserted from register. (i.e. TxSa6ENB bit in register 0xN10A = 1 and TxSa6SEL bit in register 0xN130 = 1). Bit 7 of this register is transmitted in the Sa6 position in frame 2 of the CRC-4 multiframe, and bit 6 of this register is transmitted in the Sa6 position in frame 4 of the CRC-4 multiframe,...etc. |

TABLE 50: TRANSMIT Sa7 REGISTER (TSA7R)

HEX ADDRESS: 0xN136

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|----------|---|
| 7-0 | TxSa7[7:0] | R/W | 11111111 | Transmit Sa7 Sequence The content of this register sources the transmit Sa7 bits if data link selects Sa 7 bit for transmission and if Sa7 is inserted from register. (i.e. TxSa7ENB bit in register 0xN10A = 1 and TxSa7SEL bit in register 0xN130 = 1). Bit 7 of this register is transmitted in the Sa7 position in frame 2 of the CRC-4 multiframe, and bit 6 of this register is transmitted in the Sa7 position in frame 4 of the CRC-4 multiframe,...etc. |

TABLE 51: TRANSMIT Sa8 REGISTER (TSA8R)

HEX ADDRESS: 0xN137

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|----------|--|
| 7-0 | TxSa8[7:0] | R/W | 11111111 | Transmit Sa8 Sequence The content of this register sources the transmit Sa8 bits when data link selects Sa 8 bit for transmission and if Sa8 is inserted from register. (i.e. TxSa8ENB bit in register 0xN10A = 1 and TxSa8SEL bit in register 0xN130 = 1). Bit 7 of this register is transmitted in the Sa8 position in frame 2 of the CRC-4 multiframe, and bit 6 of this register is transmitted in the Sa8 position in frame 4 of the CRC-4 multiframe,...etc. |

TABLE 52: TRANSMIT SS7 LSSU SF1 REGISTERS (TSS7LSSUSF1R)

HEX ADDRESS: 0xN138 - 0xN13A

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|----------|-----------------------|
| 7-0 | SF1[7:0] | R/W | 00000000 | Reserved for future |

Note1: SS7 Controller #1 = 0xN138, SS7 Controller #2 = 0xN139, SS7 Controller #3 = 0xN13A.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 53: RECEIVE SA4 REGISTER (RSA4R)

HEX ADDRESS: 0xN13B

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|----------|--|
| 7-0 | RxSa4[7:0] | RO | 00000000 | Received Sa4 Sequence The content of this register stores the Sa 4 bits in the most recently received CRC-4 multiframe. This register is updated when the entire multiframe is received. This register will show the contents of the received Sa4 bits if data link selects Sa4 bit for reception. (i.e. RxSa4ENB bit in register 0xN10Ch = 1). Bit 7 of this register indicates the received Sa4 bit in frame 2 of the CRC-4 multiframe, and bit 6 of this register indicates the received Sa4 bit in frame 4 of the CRC-4 multiframe,...etc. |

TABLE 54: RECEIVE SA5 REGISTER (RSA5R)

HEX ADDRESS: 0xN13C

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|----------|---|
| 7-0 | RxSa5[7:0] | RO | 00000000 | Received Sa5 Sequence The content of this register stores the Sa 5 bits in the most recently received CRC-4 multiframe. This register is updated when the entire multiframe is received. This register will show the contents of the received Sa5 bits if data link selects Sa5 bit for reception. (i.e.RxSa5ENB bit in register 0xN10Ch = 1). Bit 7 of this register indicates the received Sa5 bit in frame 2 of the CRC-4 multiframe, and bit 6 of this register indicates the received Sa5 bit in frame 4 of the CRC-4 multiframe,...etc. |

TABLE 55: RECEIVE SA6 REGISTER (RSA6R)

HEX ADDRESS: 0xN13D

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|----------|---|
| 7-0 | RxSa6[7:0] | RO | 00000000 | Received Sa6 Sequence The content of this register stores the Sa 6 bits in the most recently received CRC-4 multiframe. This register is updated when the entire multiframe is received. This register will show the contents of the received Sa6 bits if data link selects Sa6 bit for reception. (i.e.RxSa6ENB bit in register 0xN10Ch = 1). Bit 7 of this register indicates the received Sa6 bit in frame 2 of the CRC-4 multiframe, and bit 6 of this register indicates the received Sa6 bit in frame 4 of the CRC-4 multiframe,...etc. |

TABLE 56: RECEIVE SA7 REGISTER (RSA7R)

HEX ADDRESS: 0xN13E

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|----------|---|
| 7-0 | RxSa7[7:0] | RO | 00000000 | Received Sa7 Sequence The content of this register stores the Sa 7 bits in the most recently received CRC-4 multiframe. This register is updated when the entire multiframe is received. This register will show the contents of the received Sa7 bits if data link selects Sa7 bit for reception. (i.e.RxSa7ENB bit in register 0xN10Ch = 1). Bit 7 of this register indicates the received Sa7 bit in frame 2 of the CRC-4 multiframe, and bit 6 of this register indicates the received Sa7 bit in frame 4 of the CRC-4 multiframe,...etc. |

TABLE 57: RECEIVE SA8 REGISTER (RSA8R)

HEX ADDRESS: 0xN13F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|----------|---|
| 7-0 | RxSa8[7:0] | RO | 00000000 | Received Sa8 Sequence The content of this register stores the Sa 8 bits in the most recently received CRC-4 multiframe. This register is updated when the entire multiframe is received. This register will show the contents of the received Sa8 bits if data link selects Sa8 bit for reception. (i.e.RxSa8ENB bit in register 0xN10Ch = 1). Bit 7 of this register indicates the received Sa8 bit in frame 2 of the CRC-4 multiframe, and bit 6 of this register indicates the received Sa8 bit in frame 4 of the CRC-4 multiframe,...etc. |

TABLE 58: DATA LINK CONTROL REGISTER (DLCR2)

HEX ADDRESS: 0xN143

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------------|------|---------|--|
| 7 | Reserved | - | - | Reserved. Please set this bit to '0' for normal operation. |
| 6 | MOS ABORT Disable | R/W | 0 | MOS ABORT Disable: This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 2. If the user enables this feature, then Transmit HDLC Controller block # 2 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. If the user disables this feature, then the Transmit HDLC Controller Block # 2 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. 0 - Enables the "Automatic MOS Abort" feature 1 - Disables the "Automatic MOS Abort" feature |
| 5 | Rx_FCS_DIS | R/W | 0 | Receive Frame Check Sequence (FCS) Verification Enable/Disable This bit permits the user to configure the Receive HDLC Controller Block # 2 to compute and verify the FCS value within each incoming LAPD message frame. 0 - Enables FCS Verification 1 - Disables FCS Verification |
| 4 | AutoRx | R/W | 0 | Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #2 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC2 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature. |
| 3 | Tx_ABORT | R/W | 0 | Transmit ABORT This bit configures the Transmit HDLC Controller Block #2 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. 0 - Configures the Transmit HDLC Controller Block # 2 to function normally (e.g., not transmit the ABORT sequence). 1 - Configures the Transmit HDLC Controller block # 2 to transmit the ABORT Sequence. |

TABLE 58: DATA LINK CONTROL REGISTER (DLCR2)

HEX ADDRESS: 0xN143

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|---|
| 2 | Tx_IDLE | R/W | 0 | <p>Transmit Idle (Flag Sequence Byte)</p> <p>This bit configures the Transmit HDLC Controller Block #2 to unconditionally transmit a repeating string of Flag Sequence octets (0x7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages).</p> <p>0 - Configures the Transmit HDLC Controller Block # 2 to transmit data-link information in a "normal" manner.</p> <p>1 - Configures the Transmit HDLC Controller block # 2 to transmit a repeating string of Flag Sequence Octets (0x7E).</p> <p>NOTE: This bit is ignored if the Transmit HDLC2 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.</p> |
| 1 | Tx_FCS_EN | R/W | 0 | <p>Transmit LAPD Message with Frame Check Sequence (FCS)</p> <p>This bit permits the user to configure the Transmit HDLC Controller block # 2 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message.</p> <p>0 - Configures the Transmit HDLC Controller block # 2 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message.</p> <p>1 - Configures the Transmit HDLC Controller block # 2 TO COMPUTE and append the FCS octets to the back-end of each outbound MOS data-link message.</p> <p>NOTE: This bit is ignored if the transmit HDLC2 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.</p> |
| 0 | MOS/BOS | R/W | 0 | <p>Message Oriented Signaling/Bit Oriented Signaling Send</p> <p>This bit permits the user to enable LAPD transmission through HDLC Controller Block # 2 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames.</p> <p>0 - Transmit HDLC Controller block # 2 BOS message Send.</p> <p>1 - Transmit HDLC Controller block # 2 MOS message Send.</p> <p>NOTE: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.</p> |

TABLE 59: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR2)

HEX ADDRESS: 0xN144

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------------------------|------|---------|--|
| 7 | TxHDLC2 BUFAvail/ BUFSel | R/W | 0 | <p>Transmit HDLC2 Buffer Available/Buffer Select</p> <p>This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below.</p> <p>If the user is writing data into this register bit:</p> <p>0 - Configures the Transmit HDLC2 Controller to read out and transmit the data, residing within "Transmit HDLC2 Buffer # 0", via the Data Link channel to the remote terminal equipment.</p> <p>1 - Configures the Transmit HDLC2 Controller to read out and transmit the data, residing within the "Transmit HDLC2 Buffer #1", via the Data Link channel to the remote terminal equipment.</p> <p>If the user is reading data from this register bit:</p> <p>0 - Indicates that "Transmit HDLC2 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC2 Message Buffer, he/she should proceed to write this message into "Transmit HDLC2 Buffer # 0" - Address location: 0xN600.</p> <p>1 - Indicates that "Transmit HDLC2 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC2 Message Buffer, he/she should proceed to write this message into "Transmit HDLC2 Buffer # 1" - Address location: 0xN700.</p> <p>NOTE: If one of these Transmit HDLC2 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC2 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the in-use buffer is not permitted.</p> |
| 6-0 | TDLBC[6:0] | R/W | 0000000 | <p>Transmit HDLC2 Message - Byte Count</p> <p>The exact function of these bits depends on whether the Transmit HDLC 2 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment.</p> <p>In BOS MODE:</p> <p>These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC2 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times.</p> <p>In MOS MODE:</p> <p>These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.</p> |

TABLE 60: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR2)

HEX ADDRESS: 0xN145

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|--|
| 7 | RBUFPTR | R/W | 0 | Receive HDLC2 Buffer-Pointer This bit Identifies which Receive HDLC2 buffer contains the most recently received HDLC2 message. 0 - Indicates that Receive HDLC2 Buffer # 0 contains the contents of the most recently received HDLC message. 1 - Indicates that Receive HDLC2 Buffer # 1 contains the contents of the most recently received HDLC message. |
| 6-0 | RDLBC[6:0] | R/W | 0000000 | Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #2 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC2 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode: These seven bits contain the size in bytes of the HDLC2 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes. |

TABLE 61: TRANSMIT SS7 MINIMUM FLAG COUNT REGISTER (TSS7MFCR)

HEX ADDRESS: 0xN152

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|----------|---|
| 7-0 | Flag Count | R/W | 00000101 | Minimum number of flags between 2 messages in SS7 mode. |

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 62: DATA LINK CONTROL REGISTER (DLCR3)

HEX ADDRESS: 0xN153

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------------|------|---------|--|
| 7 | Reserved | - | - | Reserved. Please set this bit to '0' for normal operation. |
| 6 | MOS ABORT Disable | R/W | 0 | MOS ABORT Disable: This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 3. If the user enables this feature, then Transmit HDLC Controller block # 3 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. If the user disables this feature, then the Transmit HDLC Controller Block # 3 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. 0 - Enables the "Automatic MOS Abort" feature 1 - Disables the "Automatic MOS Abort" feature |
| 5 | Rx_FCS_DIS | R/W | 0 | Receive Frame Check Sequence (FCS) Verification Enable/Disable This bit permits the user to configure the Receive HDLC Controller Block # 3 to compute and verify the FCS value within each incoming LAPD message frame. 0 - Enables FCS Verification 1 - Disables FCS Verification |
| 4 | AutoRx | R/W | 0 | Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #3 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC1 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature. |
| 3 | Tx_ABORT | R/W | 0 | Transmit ABORT This bit configures the Transmit HDLC Controller Block #3 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. 0 - Configures the Transmit HDLC Controller Block # 3 to function normally (e.g., not transmit the ABORT sequence). 1 - Configures the Transmit HDLC Controller block # 3 to transmit the ABORT Sequence. |

TABLE 62: DATA LINK CONTROL REGISTER (DLCR3)

HEX ADDRESS: 0xN153

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|---|
| 2 | Tx_IDLE | R/W | 0 | <p>Transmit Idle (Flag Sequence Byte)</p> <p>This bit configures the Transmit HDLC Controller Block #3 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages).</p> <p>0 - Configures the Transmit HDLC Controller Block # 3 to transmit data-link information in a "normal" manner.</p> <p>1 - Configures the Transmit HDLC Controller block # 3 to transmit a repeating string of Flag Sequence Octets (0x7E).</p> <p>NOTE: This bit is ignored if the Transmit HDLC3 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.</p> |
| 1 | Tx_FCS_EN | R/W | 0 | <p>Transmit LAPD Message with Frame Check Sequence (FCS)</p> <p>This bit permits the user to configure the Transmit HDLC Controller block # 3 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message.</p> <p>0 - Configures the Transmit HDLC Controller block # 3 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message.</p> <p>1 - Configures the Transmit HDLC Controller block # 3 TO COMPUTE and append the FCS octets to the back-end of each outbound MOS data-link message.</p> <p>NOTE: This bit is ignored if the transmit HDLC3 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.</p> |
| 0 | MOS/BOS | R/W | 0 | <p>Message Oriented Signaling/Bit Oriented Signaling Send</p> <p>This bit permits the user to enable LAPD transmission through HDLC Controller Block # 3 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames.</p> <p>0 - Transmit HDLC Controller block # 3 BOS message Send.</p> <p>1 - Transmit HDLC Controller block # 3 MOS message Send.</p> <p>NOTE: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.</p> |

TABLE 63: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR3)

HEX ADDRESS: 0xN154

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------------------------|------|---------|--|
| 7 | TxHDLC3 BUFAvail/ BUFSEL | R/W | 0 | <p>Transmit HDLC3 Buffer Available/Buffer Select</p> <p>This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below.</p> <p>If the user is writing data into this register bit:</p> <p>0 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within "Transmit HDLC3 Buffer # 0", via the Data Link channel to the remote terminal equipment.</p> <p>1 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within the "Transmit HDLC3 Buffer #1", via the Data Link channel to the remote terminal equipment.</p> <p>If the user is reading data from this register bit:</p> <p>0 - Indicates that "Transmit HDLC3 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC3 Message Buffer, he/she should proceed to write this message into "Transmit HDLC3 Buffer # 0" - Address location: 0xN600.</p> <p>1 - Indicates that "Transmit HDLC3 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC3 Message Buffer, he/she should proceed to write this message into "Transmit HDLC3 Buffer # 1" - Address location: 0xN700.</p> <p>NOTE: If one of these Transmit HDLC3 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC3 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the in-use buffer is not permitted.</p> |
| 6-0 | TDLBC[6:0] | R/W | 0000000 | <p>Transmit HDLC3 Message - Byte Count</p> <p>The exact function of these bits depends on whether the Transmit HDLC 3 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment.</p> <p>In BOS MODE:</p> <p>These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC3 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times.</p> <p>In MOS MODE:</p> <p>These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.</p> |

TABLE 64: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR3)

HEX ADDRESS: 0xN155

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|--|
| 7 | RBUFPTR | R/W | 0 | Receive HDLC3 Buffer-Pointer This bit Identifies which Receive HDLC3 buffer contains the most recently received HDLC1 message. 0 - Indicates that Receive HDLC3 Buffer # 0 contains the contents of the most recently received HDLC message. 1 - Indicates that Receive HDLC3 Buffer # 1 contains the contents of the most recently received HDLC message. |
| 6-0 | RDLBC[6:0] | R/W | 0000000 | Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #3 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC3 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode: These seven bits contain the size in bytes of the HDLC3 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes. |

TABLE 65: TRANSMIT SS7 CONTROL REGISTERS 0 (TSS7CR0) HEX ADDRESS: 0xN159 TO 0xN15B

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------------------|------|---------|----------------------------------|
| 7 | Reserved | RW | 0 | |
| 6 | MOS-A | RW | 0 | 1: Insert MOS abort |
| 5 | FCS check Rx disable | RW | 0 | 1: Disable FCS check on Rx |
| 4 | AutoRx | RW | 0 | 1: Automatically receive compare |
| 3 | ABORT | RW | 0 | 1: Start abort sequence |
| 2 | IDLE | RW | 0 | 1: Insert flag characters on Tx |
| 1 | FCS Tx | RW | 0 | 1: Include FCS on Tx |
| 0 | MSU enable | RW | 0 | Send MSU/MOS message, Auto clear |

Note1: SS7 Controller #1 = 0xN159, SS7 Controller #2 = 0xN15A, SS7 Controller #3 = 0xN15B.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 66: TRANSMIT SS7 CONTROL REGISTERS 1 (TSS7CR1) HEX ADDRESS: 0xN15C TO 0xN15E

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------------|------|---------|--|
| 7-4 | Reserved | RW | 0 | |
| 3 | Load configuration | RW | 0 | 1: load FSN/BSN/LI/SF0/SF1 to controller register, Auto clear after loading. |
| 2 | Error threshold | RW | 0 | 0: 32 1: 64 |
| 1 | Reserved | RW | 0 | |
| 0 | SS7 enable | RW | 0 | 0: disable 1: enable |

Note1: SS7 Controller #1 = 0xN15C, SS7 Controller #2 = 0xN15D, SS7 Controller #3 = 0xN15E.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 67: BERT CONTROL REGISTER (BCR)

HEX ADDRESS: 0xN163

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|--|
| 7-4 | Reserved | R/W | 0 | Reserved |
| 3-0 | BERT[3:0] | R/W | 0000 | BERT Pattern Select 0010 = PRBS X20 + X3 + 1 0011 = QRSS X20 + X17 + 1 0100 = All Ones 0101 = All Zeros 0110 = 3 in 24 0111 = 1 in 8 1000 = 55 Octet Pattern 1001 = Daly Pattern 1010 = PRBS X20 + X17 + 1 Others = Invalid |

BERT Pattern Definitions**3 in 24**

0001 0001 0000 0001 0000 0000 ...

1 in 8

0000 0010 ...

55 Octet (Unframed)

This pattern is shown in HEX format for simplification purposes.

 01 01 01 01 01 01 80 01 01 01 01 01 01 03 01 01 01 01 07 01 01 01 01 55 55 55 55 AA AA AA AA 01 01 01 01
 01 01 FF FF FF FF FF FF 80 01 80 01 80 01 80 01 80 01 80 01 ...
Daly Pattern (Framed)

This pattern is shown in HEX format for simplification purposes.

 01 01 01 01 01 01 80 01 01 01 01 01 01 03 01 01 01 01 07 01 01 01 01 55 55 55 55 AA AA AA AA 01 01 01 01
 01 01 FF FF FF FF FF FF 80 01 80 01 80 01 80 01 80 01 80 01 ...

1.1 E1 Synchronization status message

E1 synchronization messages are sent through the National Bits (Sa4, Sa5, Sa6, Sa7, or Sa8) bits or the Si International bit by using a BOC (Bit Oriented Code) controller within the XRT86VX38A device. The MSB of the BOC code is sent first in frame 2 of the CRC multi frame. The SSM message that are used in typical BITS applications are shown below.

TABLE 68: E1 SSM MESSAGES

| QUALITY LEVEL | DESCRIPTION | BOC CODE |
|---------------|--|----------|
| 0 | Quality unknown (existing sync network) | 0000 |
| 1 | Reserved | 0001 |
| 2 | Rec. G.811 (Traceable to PRS) | 0010 |
| 3 | Reserved | 0011 |
| 4 | SSU-A (Traceable to SSU type A, see G.812) | 0100 |
| 5 | Reserved | 0101 |
| 6 | Reserved | 0110 |
| 7 | Reserved | 0111 |
| 8 | SSU-B (Traceable to SSU type B, see G.12) | 1000 |
| 9 | Reserved | 1001 |
| 10 | Reserved | 1010 |
| 11 | Synchronous Equipment Timing Source | 1011 |
| 12 | Reserved | 1100 |
| 13 | Reserved | 1101 |
| 14 | Reserved | 1110 |
| 15 | Do not use for synchronization | 1111 |

1.2 E1 BOC Receiver

If enabled, the E1 BOC receiver will monitor the National bits or the Si bit for SSM messages with various features being supported. Some of these features are Change of Status Alarm, 3 independent pre-set codes for matching validation (each having its own alarm), filter settings for consecutive pattern qualification, and many more.

1.3 E1 BOC Transmitter

The E1 BOC transmitter will automatically insert an SSM message in the correct National bit or Si bit that is selected. Once the message is stored in the TSSM register, Bit 0=1 sends the message.

TABLE 69: SSM BOC CONTROL REGISTER (BOCCR 0xN170H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|-----------|----------|------|-------|------------|----------|------|------------|
| BOCSource | RMF[1:0] | | RBOCE | BOCR | RBF[1:0] | | SBOC |
| R/W | R/W | R/W | R/W | Auto Clear | R/W | R/W | Auto Clear |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

BIT 7 - BOC Source Select

This bit is used to select the source and destination of the BOC message. By default, the BOC will use the National Bits. To use the Si International Bit, set this bit to '1'. When a BOC message is enabled, it takes priority over the normal SaN transmission. In addition, only one SaN register bit can be enabled at one time when transmitting BOC messages.

- } 0 - Sa National Bits (Only one of the five Sa bits can be chosen for SSM transmission at a time, see register 0xN10Ah)
- } 1 - Si International Bits (CRC Multi-Frame must be enabled and bits CRCC[1:0] in register 0xn11B cannot be 2'b11)

BITS [6:5] - Receive Match Filter Bits

These bits are used to set the number of consecutive error free patterns that must be received before the receive Match Event is set. This filter applies to all three Match Event alarms, but not for the RSSM alarm.

- } 00 - None
- } 01 - 3 consecutive patterns
- } 10 - 5 consecutive patterns
- } 11 - 7 consecutive patterns

BIT 4 - Receive BOC Enable

This bit is used to enable the BOC receiver. For clarification, BOC messages can only be processed through the National bits or Si International bit.

- } 0 - Disabled
- } 1 - Enable Receive BOC

BIT 3 - BOC Reset

This bit is used to reset the receive BOC controller. The function of this bit is to reset all the BOC register values to their default values, except the BOC Interrupt registers. This register bit is automatically set back to '0' so that the user only needs to write '1' to send a subsequent reset.

- } 1 - Reset BOC

BITS [2:1] -Receive BOC Filter Bits

These bits are used to set the number of consecutive error free patterns that must be received before the receive BOC alarm indication is set and the RSSM Valid Register is updated. This filter does NOT apply to the RSSM Matching Event registers. The 3 RSSM Matching Event Registers have a separate filter that applies equally to all three matching registers. Therefore, there are a total of 2 filters.

- } 00 - None
- } 01 - 3 consecutive patterns
- } 10 - 5 consecutive patterns
- } 11 - 7 consecutive patterns

BIT 0 - Send BOC Message

This bit is used to transmit the stored BOC message in the transmit SSM register. This register bit is automatically set back to '0' so that the user only needs to write '1' to send a subsequent BOC message.

- } 0 - Normal Operation
- } 1 - Send BOC Message

TABLE 70: RECEIVE SSM REGISTER (RSSMR 0xN171H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|---------------|------|------|------|-----------|------|------|------|
| PrevRBOC[3:0] | | | | RBOC[3:0] | | | |
| RO | RO | RO | RO | RO | RO | RO | RO |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

BITS [7:4] - Previous BOC Message

These bits contain the previous SSM message that was received for storage purposes. For the most recently received message, see Bits[3:0] in this register.

BITS [3:0] - Receive BOC Message

These bits contain the most recently received BOC message if the filter setting has been meet in bits[2:1] of register 0xn170h. Once these bits have been updated, the previous message moves to bits[7:4] for storage purposes.

TABLE 71: RECEIVE SSM MATCH 1 REGISTER (RSSMMR1 0xN172H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|----------|------|------|------|-------------|------|------|------|
| Reserved | | | | RSSMM1[3:0] | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

BITS [7:4] - Reserved**BITS [3:0] - Receive SSM Match 1**

These bits can be used to set an expected value to be compared to the actual receive SSM message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

TABLE 72: RECEIVE SSM MATCH 2 REGISTER (RSSMMR2 0xN173H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|----------|------|------|------|-------------|------|------|------|
| Reserved | | | | RSSMM2[3:0] | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

BITS [7:4] - Reserved**BITS [3:0] - Receive SSM Match 2**

These bits can be used to set an expected value to be compared to the actual receive SSM message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

TABLE 73: RECEIVE SSM MATCH 3 REGISTER (RSSMMR3 0xN174H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|----------|------|------|------|-------------|------|------|------|
| Reserved | | | | RSSMM3[3:0] | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

BITS [7:4] - Reserved**BITS [3:0] - Receive SSM Match 3**

These bits can be used to set an expected value to be compared to the actual receive SSM message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

TABLE 74: TRANSMIT SSM REGISTER (TSSMR 0xN175H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|----------|------|------|------|-----------|------|------|------|
| Reserved | | | | TBOC[3:0] | | | |
| RW | RW | RW | RW | RW | RW | RW | RW |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

BITS [7:4] - Reserved

BITS [3:0] - Transmit BOC Message

These bits are used to store the BOC message to be transmitted out the National bits or Si International bit. Once the message has been stored in this register, Bit 0 within the BOC Control Register is used to automatically transmit the message.

NOTE: The TxBYTE Count register 0xN176h is used to set the number of repetitions for this BOC message before the all ones sequence is sent out. The default is one repetition. To send a continuous pattern, set the TxBYTE Count to zero.

TABLE 75: TRANSMIT SSM BYTE COUNT REGISTER (TSSMBCR 0xN176H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|-----------|------|------|------|------|------|------|------|
| TBCR[7:0] | | | | | | | |
| RW | RW | RW | RW | RW | RW | RW | RW |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

BITS [7:0] - Transmit Byte Count Value

These bits are used to store the amount of repetitions the Transmit BOC message will be sent before an all ones sequence. The default value is "1". If "0" is programmed into this register, the transmit BOC will be set continuously. To stop a continuous transmission, the TxBYTE count should be programmed to a definite value, and then re-send the BOC message.

TABLE 76: RECEIVE FAS Si REGISTER (RFASSiR 0xN177H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|-------------|------|------|------|------|------|------|------|
| RFASSi[7:0] | | | | | | | |
| RO | RO | RO | RO | RO | RO | RO | RO |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

BITS [7:0] - Receive FAS Si Bits

These bits are used to store the most recently received International Bits (Si) from the FAS frames within the E1 multi-frame. These bits are updated on the multi-frame boundary.

TABLE 77: TRANSMIT FAS Si REGISTER (RFASSiR 0xN178H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|-------------|------|------|------|------|------|------|------|
| TFASSi[7:0] | | | | | | | |
| RW | RW | RW | RW | RW | RW | RW | RW |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

BITS [7:0] - Transmit FAS Si Bits

These bits are used to store the International Bits (Si) to be transmitted in the FAS frames within the E1 multi-frame. These bits are transmitted, starting on the multi-frame boundary. If the BOC source is set to Si, then it will take priority over this register when enabled.

TABLE 78: TRANSMIT SS7 FSN REGISTERS (TSS7FSNR) HEX ADDRESS: 0xN17A TO 0xN17C

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | FIB | RW | 0 | Forward Indicator Bit |
| 6-0 | FSN[6:0] | RW | 0000000 | FSN contains the sequence number of the signal unit. LAPD Controller 1 = 0xN17A LAPD Controller 2 = 0xN17B LAPD Controller 3 = 0xN17C |

Note1: SS7 Controller #1 = 0xN17A, SS7 Controller #2 = 0xN17B, SS7 Controller #3 = 0xN17C.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 79: TRANSMIT SS7 BSN REGISTERS (TSS7BSNR) HEX ADDRESS: 0xN17D TO 0xN17F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | BIB | RW | 0 | Backward Indicator Bit |
| 6-0 | BSN[6:0] | RW | 0000000 | BSN is used to acknowledge the receipt of signal units by the remote signal point. LAPD Controller 1 = 0xN17D LAPD Controller 2 = 0xN17E LAPD Controller 3 = 0xN17F |

Note1: SS7 Controller #1 = 0xN17D, SS7 Controller #2 = 0xN17E, SS7 Controller #3 = 0xN17F.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 80: RECEIVE DS-0 MONITOR REGISTERS (RDS0MR)
HEX ADDRESS: 0xN15F TO 0xN16F (NOT INCLUDING 0xN163) AND 0xN1C0 TO 0xN1CF

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------|------|----------|---|
| 7-0 | RxDS-0[7:0] | RO | 00000000 | Receive DS-0 Monitor The contents of these registers will display a direct copy of the value currently being processed by the receive framer within the selected time slot. This value will reflect the data present at RTIP/RRING before any conditioning occurs. TS0 = 0xN15F TS1 = 0xN160 TS2 = 0xN161 TS3 = 0xN162 TS4 = 0xN164 (Note: 0xN163 is not used) TS5 = 0xN165 TS6 = 0xN166 TS7 = 0xN167 TS8 = 0xN168 TS9 = 0xN169 TS10 = 0xN16A TS11 = 0xN16B TS12 = 0xN16C TS13 = 0xN16D TS14 = 0xN16E TS15 = 0xN16F TS16 = 0xN1C0 TS17 = 0xN1C1 TS18 = 0xN1C2 TS19 = 0xN1C3 TS20 = 0xN1C4 TS21 = 0xN1C5 TS22 = 0xN1C6 TS23 = 0xN1C7 TS24 = 0xN1C8 TS25 = 0xN1C9 TS26 = 0xN1CA TS27 = 0xN1CB TS28 = 0xN1CC TS29 = 0xN1CD TS30 = 0xN1CE TS31 = 0xN1CF |

TABLE 81: TRANSMIT DS-0 MONITOR REGISTERS (TDS0MR) HEX ADDRESS: 0xN1D0 TO 0xN1EF

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------|------|----------|---|
| 7-0 | TxDS-0[7:0] | RO | 00000000 | Transmit DS-0 Monitor The contents of these registers will display a direct copy of the value currently being processed by the transmit framer within the selected time slot. This value will reflect the data present at TxSER before any conditioning occurs. For time slot 0, read register 0xN1D0, for time slot 1, read 0xN1D1, etc. up to time slot 31 which is 0xN1EF. |

TABLE 82: TRANSMIT SS7 LI REGISTERS (TSS7LIR) HEX ADDRESS: 0xN1F0 TO 0xN1F2

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7-6 | Reserved | RW | 00 | |
| 5-0 | | RW | 000001 | Length Indicator, the 6-bit LI can store values between zero and 63 |

Note1: SS7 Controller #1 = 0xN1F0, SS7 Controller #2 = 0xN1F1, SS7 Controller #3 = 0xN1F2.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 83: TRANSMIT SS7 LSSU SF0 REGISTERS (TSS7LSSUSF0R) HEX ADDRESS: 0xN1F3 TO 0xN1F5

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------------|------|---------|--|
| 7-3 | SFO[7:3] bits | RW | 00000 | Reserved for future |
| 2-0 | CBA Indication | RW | 000 | 000 : SIO 001 : SIN 010 : SIE 011 : SIOS 100 : SIPO 101 : SIB 110 : reserved 111 : reserved |

Note1: SS7 Controller #1 = 0xN1F3, SS7 Controller #2 = 0xN1F4, SS7 Controller #3 = 0xN1F5.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 84: RECEIVE SS7 RxSOT DELAY COUNT REGISTER (RSS7RXSOTDCR) HEX ADDRESS: 0xN1F6

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------------|------|---------|---|
| 7-4 | Reserved | RW | 0000 | |
| 3-0 | Delay Byte Count | RW | 0111 | Bytes to be delayed before generating a RxSOT |

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 85: TRANSMIT ALARM TEST REGISTER (TATR)

HEX ADDRESS: 0xN1FB

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------------|------|---------|--|
| 7-6 | AIS-CI pattern | RW | 00 | Transmit AIS-CI Test pattern 00 = The AIS-CI signature sent contains 148ms of CI signature (8896/1184). 01 = The AIS-CI signature sent contains 152ms of CI signature (8864/1216). 10 = The AIS-CI signature sent contains 144ms of CI signature (8928/1152). 11 = The AIS-CI signature sent contains 156ms of CI signature (8832/1248). |
| 5-0 | Reserved | RW | 00000 | |

TABLE 86: DEVICE ID REGISTER (DEVID)

HEX ADDRESS: 0x01FE

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|---|
| 7-0 | DEVID[7:0] | RO | 0x3C | DEVID This register is used to identify the XRT86VX38A Framer/LIU. The value of this register is 0x3Ch. |

TABLE 87: REVISION ID REGISTER (REVID)

HEX ADDRESS: 0x01FF

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|----------|---|
| 7-0 | REVID[7:0] | RO | 00000010 | REVID This register is used to identify the revision number of the XRT86VX38A. The value of this register for the first revision is A - 0xN1h. NOTE: The content of this register is subject to change when a newer revision of the device is issued. |

TABLE 88: TRANSMIT CHANNEL CONTROL REGISTER 0-31 (TCCR 0-31)

HEX ADDRESS: 0xN300 TO 0xN31F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|---------------|--|------|---------|---|---------------|--------------------------|----|----------------------------|----|----------------------------|----|--|----|----------------------------|
| 7 | LAPDcntl[1] | R/W | 1 | Transmit LAPD Control These bits select which one of the three Transmit LAPD controller is configured to use D/E time slot (Octets 0-31) for transmitting LAPD messages. The following table presents the different settings of these two bits. <table border="1"><thead><tr><th>LAPDCNTL[1:0]</th><th>LAPD CONTROLLER SELECTED</th></tr></thead><tbody><tr><td>00</td><td>Transmit LAPD Controller 1</td></tr><tr><td>01</td><td>Transmit LAPD Controller 2</td></tr><tr><td>10</td><td>The TxDE[1:0] bits in the Transmit Signaling and Data Link Select Register (TSDLSR - Register Address - 0xN10A, bit 3-2) determine the data source for D/E time slots.</td></tr><tr><td>11</td><td>Transmit LAPD Controller 3</td></tr></tbody></table> NOTE: All three Transmit LAPD Controllers can use D/E timeslots for transmission. However, only Transmit LAPD Controller 1 can use datalink for transmission. Register 0xN300 represents D/E time slot 0, and 0xN31F represents D/E time slot 31. | LAPDCNTL[1:0] | LAPD CONTROLLER SELECTED | 00 | Transmit LAPD Controller 1 | 01 | Transmit LAPD Controller 2 | 10 | The TxDE[1:0] bits in the Transmit Signaling and Data Link Select Register (TSDLSR - Register Address - 0xN10A, bit 3-2) determine the data source for D/E time slots. | 11 | Transmit LAPD Controller 3 |
| LAPDCNTL[1:0] | LAPD CONTROLLER SELECTED | | | | | | | | | | | | | |
| 00 | Transmit LAPD Controller 1 | | | | | | | | | | | | | |
| 01 | Transmit LAPD Controller 2 | | | | | | | | | | | | | |
| 10 | The TxDE[1:0] bits in the Transmit Signaling and Data Link Select Register (TSDLSR - Register Address - 0xN10A, bit 3-2) determine the data source for D/E time slots. | | | | | | | | | | | | | |
| 11 | Transmit LAPD Controller 3 | | | | | | | | | | | | | |
| 6 | LAPDcntl[0] | | 0 | | | | | | | | | | | |
| 5-4 | Reserved | - | - | Reserved (For T1 mode only) | | | | | | | | | | |

TABLE 88: TRANSMIT CHANNEL CONTROL REGISTER 0-31 (TCCR 0-31)

HEX ADDRESS: 0xN300 TO 0xN31F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------|---|------|---------|--|-------------|--------------------|-----------|---|-----|--|-----|--|-----|--|-----|--|-----|--|-----|--|-----|---|-----|--|-----|---|-----|--|-----|---|-----|---------------------------------------|-----|---|-----|---|
| 3-0 | TxCond(3:0) | R/W | 0000 | <p>Transmit Channel Conditioning for Timeslot 0 to 31</p> <p>These bits allow the user to substitute the input PCM data (Octets 0-31) with internally generated Conditioning Codes prior to transmission to the remote terminal equipment on a per-channel basis. The table below presents the different conditioning codes based on the setting of these bits.</p> <p>NOTE: Register address 0xN300 represents time slot 0, and address 0xN31F represents time slot 31.</p> <table><tr><th>TxCOND[1:0]</th><th>CONDITIONING CODES</th></tr><tr><td>0xN / 0xE</td><td>Contents of timeslot octet are unchanged.</td></tr><tr><td>0x1</td><td>All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF</td></tr><tr><td>0x2</td><td>Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA</td></tr><tr><td>0x3</td><td>Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55</td></tr><tr><td>0x4</td><td>Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Transmit Programmable User Code Register (0xN320-0xN337),</td></tr><tr><td>0x5</td><td>Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code)</td></tr><tr><td>0x6</td><td>Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code)</td></tr><tr><td>0x7</td><td>Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ##### is the Timeslot number</td></tr><tr><td>0x8</td><td>Contents of the timeslot octet will be substituted with the MOOF code (0x1A)</td></tr><tr><td>0x9</td><td>Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern</td></tr><tr><td>0xA</td><td>Contents of the timeslot octet will be substituted with the μ-Law Digital Milliwatt pattern</td></tr><tr><td>0xB</td><td>The MSB (bit 1) of input data is inverted</td></tr><tr><td>0xC</td><td>All input data except MSB is inverted</td></tr><tr><td>0xD</td><td>Contents of the timeslot octet will be substituted with the PRBS $X^{15} + X^{14} + 1$/QRTS pattern NOTE: PRBS $X^{15} + X^{14} + 1$ or QRTS pattern depends on PRBStype selected in the register 0xN123 - bit 7</td></tr><tr><td>0xF</td><td>D/E time slot - The TxSIGDL[2:0] bits in the Transmit Signaling and Data Link Select Register (0xN10A) will determine the data source for D/E time slots.</td></tr></table> | TxCOND[1:0] | CONDITIONING CODES | 0xN / 0xE | Contents of timeslot octet are unchanged. | 0x1 | All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF | 0x2 | Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA | 0x3 | Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55 | 0x4 | Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Transmit Programmable User Code Register (0xN320-0xN337), | 0x5 | Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code) | 0x6 | Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code) | 0x7 | Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ##### is the Timeslot number | 0x8 | Contents of the timeslot octet will be substituted with the MOOF code (0x1A) | 0x9 | Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern | 0xA | Contents of the timeslot octet will be substituted with the μ -Law Digital Milliwatt pattern | 0xB | The MSB (bit 1) of input data is inverted | 0xC | All input data except MSB is inverted | 0xD | Contents of the timeslot octet will be substituted with the PRBS $X^{15} + X^{14} + 1$ /QRTS pattern NOTE: PRBS $X^{15} + X^{14} + 1$ or QRTS pattern depends on PRBStype selected in the register 0xN123 - bit 7 | 0xF | D/E time slot - The TxSIGDL[2:0] bits in the Transmit Signaling and Data Link Select Register (0xN10A) will determine the data source for D/E time slots. |
| TxCOND[1:0] | CONDITIONING CODES | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0xN / 0xE | Contents of timeslot octet are unchanged. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x1 | All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x2 | Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x3 | Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x4 | Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Transmit Programmable User Code Register (0xN320-0xN337), | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x5 | Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x6 | Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x7 | Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ##### is the Timeslot number | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x8 | Contents of the timeslot octet will be substituted with the MOOF code (0x1A) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x9 | Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0xA | Contents of the timeslot octet will be substituted with the μ -Law Digital Milliwatt pattern | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0xB | The MSB (bit 1) of input data is inverted | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0xC | All input data except MSB is inverted | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0xD | Contents of the timeslot octet will be substituted with the PRBS $X^{15} + X^{14} + 1$ /QRTS pattern NOTE: PRBS $X^{15} + X^{14} + 1$ or QRTS pattern depends on PRBStype selected in the register 0xN123 - bit 7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0xF | D/E time slot - The TxSIGDL[2:0] bits in the Transmit Signaling and Data Link Select Register (0xN10A) will determine the data source for D/E time slots. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

TABLE 89: TRANSMIT USER CODE REGISTER 0 - 31 (TUCR 0-31)

HEX ADDRESS: 0xN320 TO 0xN33F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|-----------|---|
| 7-0 | TUCR[7:0] | R/W | b00010111 | Transmit Programmable User code. These eight bits allow users to program any code in this register to replace the input PCM data when the Transmit Channel Control Register (TCCR) is configured to replace timeslot octet with programmable user code. (i.e. if TCCR is set to '0x4') The default value of this register is an IDLE Code (b00010111). |

TABLE 90: TRANSMIT SIGNALING CONTROL REGISTER 0-31 (TSCR 0-31) HEX ADDRESS: 0xN340 TO 0xN35F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|----------|---|
| 7 | A (x) | R/W | See Note | Transmit Signaling bit A or x bit This bit allows users to provide signaling Bit A for octets 0-31 if Channel Associated Signaling (CAS) is enabled and if signaling data is inserted from TSCR register (TxSIGSRC[1:0] = 01 in this register) NOTE: Users must write to TSCR0 (Address 0xN340) the correct CAS alignment bits (0 bits) in order to get CAS SYNC at the remote terminal. The xyxx bits can be programmed by writing to TSCR16 (0xN350) and programming the TxSIGSRC[1:0] bits within this register to 'b11'. |
| 6 | B (y) | R/W | See Note | Transmit Signaling bit B or y bit This bit allows users to provide signaling Bit B for octets 0-31 if Channel Associated Signaling (CAS) is enabled and if signaling data is inserted from TSCR register (TxSIGSRC[1:0] = 01 in this register) NOTE: Users must write to TSCR0 (Address 0xN340) the correct CAS alignment bits (0 bits) in order to get CAS SYNC at the remote terminal. The xyxx bits can be programmed by writing to TSCR16 (0xN350) and programming the TxSIGSRC[1:0] bits within this register to 'b11'. |
| 5 | C (x) | R/W | See Note | Transmit Signaling bit C or x bit This bit allows users to provide signaling Bit C for octets 0-31 if Channel Associated Signaling (CAS) is enabled and if signaling data is inserted from TSCR register (TxSIGSRC[1:0] = 01 in this register) NOTE: Users must write to TSCR0 (Address 0xN340) the correct CAS alignment bits (0 bits) in order to get CAS SYNC at the remote terminal. The xyxx bits can be programmed by writing to TSCR16 (0xN350) and programming the TxSIGSRC[1:0] bits within this register to 'b11'. |
| 4 | D (x) | R/W | See Note | Transmit Signaling bit D or x bit This bit allows users to provide signaling Bit D in for octets 0-31 if Channel Associated Signaling (CAS) is enabled and if signaling data is inserted from TSCR register (TxSIGSRC[1:0] = 01 in this register) NOTE: Users must write to TSCR0 (Address 0xN340) the correct CAS alignment bits (0 bits) in order to get CAS SYNC at the remote terminal. The xyxx bits can be programmed by writing to TSCR16 (0xN350) and programming the TxSIGSRC[1:0] bits within this register to 'b11'. |
| 3 | Reserved | - | See Note | Reserved |
| 2 | Reserved | - | See Note | Reserved |

TABLE 90: TRANSMIT SIGNALING CONTROL REGISTER 0-31 (TSCR 0-31) HEX ADDRESS: 0xN340 TO 0xN35F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|---------------|--|------|----------|--|---------------|---------------------------|----|---|----|--|----|--|----|--|
| 1 | TxSIGSRC[1] | R/W | See Note | Channel signaling control These bits determine the source for signaling information. The table below presents the different sources for signaling information corresponding to different settings of these two bits. <table><tr><th>TxSIGSRC[1:0]</th><th>SIGNALING SOURCE SELECTED</th></tr><tr><td>00</td><td>Signaling data is inserted from input PCM data (TxSERn pin)</td></tr><tr><td>01</td><td>Signaling data is inserted from this register (TSCRs).</td></tr><tr><td>10</td><td>Signaling data is inserted from the transmit Overhead input pin (TxOH_n) if XRT86VX38A is configured in the base rate configuration and if the Transmit Signaling Interface bit is disabled. (i.e. TxMUXEN bit = 0, TxIMODE[1:0] = 00, and TxFr2048 bit = 0 in the Transmit Interface Control Register (TICR) Register 0xN120). If the Transmit Signaling Interface bit is enabled (i.e. TxFr2048 bit = 1 in the Transmit Interface Control Register (TICR) Register 0xN120), signaling data will be inserted from the Transmit Signaling input pin (TxSIG_n)</td></tr><tr><td>11</td><td>No signaling data is inserted into the input PCM data. Setting these two bits to '11' will configure the xyxx bits only, where x bits are inserted from this register (TSCR) and y bit reflects the alarm condition.</td></tr></table> | TxSIGSRC[1:0] | SIGNALING SOURCE SELECTED | 00 | Signaling data is inserted from input PCM data (TxSERn pin) | 01 | Signaling data is inserted from this register (TSCRs). | 10 | Signaling data is inserted from the transmit Overhead input pin (TxOH_n) if XRT86VX38A is configured in the base rate configuration and if the Transmit Signaling Interface bit is disabled. (i.e. TxMUXEN bit = 0, TxIMODE[1:0] = 00, and TxFr2048 bit = 0 in the Transmit Interface Control Register (TICR) Register 0xN120). If the Transmit Signaling Interface bit is enabled (i.e. TxFr2048 bit = 1 in the Transmit Interface Control Register (TICR) Register 0xN120), signaling data will be inserted from the Transmit Signaling input pin (TxSIG_n) | 11 | No signaling data is inserted into the input PCM data. Setting these two bits to '11' will configure the xyxx bits only, where x bits are inserted from this register (TSCR) and y bit reflects the alarm condition. |
| TxSIGSRC[1:0] | SIGNALING SOURCE SELECTED | | | | | | | | | | | | | |
| 00 | Signaling data is inserted from input PCM data (TxSERn pin) | | | | | | | | | | | | | |
| 01 | Signaling data is inserted from this register (TSCRs). | | | | | | | | | | | | | |
| 10 | Signaling data is inserted from the transmit Overhead input pin (TxOH_n) if XRT86VX38A is configured in the base rate configuration and if the Transmit Signaling Interface bit is disabled. (i.e. TxMUXEN bit = 0, TxIMODE[1:0] = 00, and TxFr2048 bit = 0 in the Transmit Interface Control Register (TICR) Register 0xN120). If the Transmit Signaling Interface bit is enabled (i.e. TxFr2048 bit = 1 in the Transmit Interface Control Register (TICR) Register 0xN120), signaling data will be inserted from the Transmit Signaling input pin (TxSIG_n) | | | | | | | | | | | | | |
| 11 | No signaling data is inserted into the input PCM data. Setting these two bits to '11' will configure the xyxx bits only, where x bits are inserted from this register (TSCR) and y bit reflects the alarm condition. | | | | | | | | | | | | | |
| 0 | TxSIGSRC[0] | R/W | See Note | | | | | | | | | | | |

NOTE: The default value for register address 0xN340 = 0xN1, 0xN341-0xN34F = 0xD0, 0xN350 = 0xB3, 0xN351-0xN35F = 0xD0

TABLE 91: RECEIVE CHANNEL CONTROL REGISTER X (RCCR 0-31)

HEX ADDRESS: 0xN360 TO 0xN37F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|---------------|--|------|---------|--|---------------|----------------------------------|----|---------------------------|----|---------------------------|----|--|----|---------------------------|
| 7 | LAPDcntl[1] | R/W | 1 | Receive LAPD Control These bits select which one of the three Receive LAPD controller will be configured to use D/E time slot (Octets 0-23) for receiving LAPD messages. <table border="1"><thead><tr><th>LAPDCNTL[1:0]</th><th>RECEIVE LAPD CONTROLLER SELECTED</th></tr></thead><tbody><tr><td>00</td><td>Receive LAPD Controller 1</td></tr><tr><td>01</td><td>Receive LAPD Controller 2</td></tr><tr><td>10</td><td>The RxSIGDL[1:0] bits in the Receive Signaling and Data Link Select Register (RSDLSR - Address - 0xN10C) determine the data source for Receive D/E time slots.</td></tr><tr><td>11</td><td>Receive LAPD Controller 3</td></tr></tbody></table> NOTE: All three LAPD Controller can use D/E timeslots for receiving LAPD messages. However, only LAPD Controller 1 can use datalink for reception. NOTE: Register 0xN360 represents D/E time slot 0, and 0xN37F represents D/E time slot 31. | LAPDCNTL[1:0] | RECEIVE LAPD CONTROLLER SELECTED | 00 | Receive LAPD Controller 1 | 01 | Receive LAPD Controller 2 | 10 | The RxSIGDL[1:0] bits in the Receive Signaling and Data Link Select Register (RSDLSR - Address - 0xN10C) determine the data source for Receive D/E time slots. | 11 | Receive LAPD Controller 3 |
| LAPDCNTL[1:0] | RECEIVE LAPD CONTROLLER SELECTED | | | | | | | | | | | | | |
| 00 | Receive LAPD Controller 1 | | | | | | | | | | | | | |
| 01 | Receive LAPD Controller 2 | | | | | | | | | | | | | |
| 10 | The RxSIGDL[1:0] bits in the Receive Signaling and Data Link Select Register (RSDLSR - Address - 0xN10C) determine the data source for Receive D/E time slots. | | | | | | | | | | | | | |
| 11 | Receive LAPD Controller 3 | | | | | | | | | | | | | |
| 6 | LAPDcntl[0] | R/W | 0 | | | | | | | | | | | |
| 5-4 | Reserved | - | - | Reserved | | | | | | | | | | |

TABLE 91: RECEIVE CHANNEL CONTROL REGISTER X (RCCR 0-31)

HEX ADDRESS: 0xN360 TO 0xN37F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------|---|------|---------|--|-------------|--------------------|-----------|---|-----|--|-----|--|-----|--|-----|---|-----|--|-----|--|-----|---|-----|--|-----|---|-----|--|-----|---|-----|---------------------------------------|-----|---|-----|---|
| 3-0 | RxCOND[3:0] | R/W | 0000 | <p>Receive Channel Conditioning for Timeslot 0 to 31</p> <p>These bits allow the user to substitute the input line data (Octets 0-31) with internally generated Conditioning Codes prior to transmission to the back-plane interface on a per-channel basis. The table below presents the different conditioning codes based on the setting of these bits.</p> <p>NOTE: Register address 0xN300 represents time slot 0, and address 0xN31F represents time slot 31.</p> <table><tr><th>RxCOND[1:0]</th><th>CONDITIONING CODES</th></tr><tr><td>0xN / 0xE</td><td>Contents of timeslot octet are unchanged.</td></tr><tr><td>0x1</td><td>All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF</td></tr><tr><td>0x2</td><td>Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA</td></tr><tr><td>0x3</td><td>Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55</td></tr><tr><td>0x4</td><td>Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Receive Programmable User Code Register (0xN380-0xN397),</td></tr><tr><td>0x5</td><td>Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code)</td></tr><tr><td>0x6</td><td>Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code)</td></tr><tr><td>0x7</td><td>Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ##### is the Timeslot number</td></tr><tr><td>0x8</td><td>Contents of the timeslot octet will be substituted with the MOOF code (0x1A)</td></tr><tr><td>0x9</td><td>Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern</td></tr><tr><td>0xA</td><td>Contents of the timeslot octet will be substituted with the μ-Law Digital Milliwatt pattern</td></tr><tr><td>0xB</td><td>The MSB (bit 1) of input data is inverted</td></tr><tr><td>0xC</td><td>All input data except MSB is inverted</td></tr><tr><td>0xD</td><td>Contents of the timeslot octet will be substituted with the PRBS $X^{15} + X^{14} + 1$/QRTS pattern NOTE: PRBS $X^{15} + X^{14} + 1$ or QRTS pattern depends on PRBStype selected in the register 0xN123 - bit 7</td></tr><tr><td>0xF</td><td>D/E time slot - The RxSIGDL[2:0] bits in the Transmit Signaling and Data Link Select Register (0xN10C) will determine the data source for Receive D/E time slots.</td></tr></table> | RxCOND[1:0] | CONDITIONING CODES | 0xN / 0xE | Contents of timeslot octet are unchanged. | 0x1 | All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF | 0x2 | Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA | 0x3 | Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55 | 0x4 | Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Receive Programmable User Code Register (0xN380-0xN397), | 0x5 | Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code) | 0x6 | Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code) | 0x7 | Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ##### is the Timeslot number | 0x8 | Contents of the timeslot octet will be substituted with the MOOF code (0x1A) | 0x9 | Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern | 0xA | Contents of the timeslot octet will be substituted with the μ -Law Digital Milliwatt pattern | 0xB | The MSB (bit 1) of input data is inverted | 0xC | All input data except MSB is inverted | 0xD | Contents of the timeslot octet will be substituted with the PRBS $X^{15} + X^{14} + 1$ /QRTS pattern NOTE: PRBS $X^{15} + X^{14} + 1$ or QRTS pattern depends on PRBStype selected in the register 0xN123 - bit 7 | 0xF | D/E time slot - The RxSIGDL[2:0] bits in the Transmit Signaling and Data Link Select Register (0xN10C) will determine the data source for Receive D/E time slots. |
| RxCOND[1:0] | CONDITIONING CODES | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0xN / 0xE | Contents of timeslot octet are unchanged. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x1 | All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x2 | Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x3 | Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x4 | Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Receive Programmable User Code Register (0xN380-0xN397), | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x5 | Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x6 | Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x7 | Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ##### is the Timeslot number | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x8 | Contents of the timeslot octet will be substituted with the MOOF code (0x1A) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x9 | Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0xA | Contents of the timeslot octet will be substituted with the μ -Law Digital Milliwatt pattern | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0xB | The MSB (bit 1) of input data is inverted | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0xC | All input data except MSB is inverted | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0xD | Contents of the timeslot octet will be substituted with the PRBS $X^{15} + X^{14} + 1$ /QRTS pattern NOTE: PRBS $X^{15} + X^{14} + 1$ or QRTS pattern depends on PRBStype selected in the register 0xN123 - bit 7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0xF | D/E time slot - The RxSIGDL[2:0] bits in the Transmit Signaling and Data Link Select Register (0xN10C) will determine the data source for Receive D/E time slots. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

TABLE 92: RECEIVE USER CODE REGISTER 0-31 (RUCR 0-31)

HEX ADDRESS: 0xN380 TO 0xN39F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------|------|----------|---|
| 7-0 | RxUSER[7:0] | R/W | 11111111 | Receive Programmable User code. These eight bits allow users to program any code in this register to replace the received data when the Receive Channel Control Register (RCCR) is configured to replace timeslot octet with the receive programmable user code. (i.e. if RCCR is set to '0x4') |

TABLE 93: RECEIVE SIGNALING CONTROL REGISTER 0-31 (RSCR 0-31)

HEX ADDRESS: 0xN3A0 TO 0xN3BF

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 6 | SIGC_ENB | R/W | 0 | Signaling substitution enable This bit enables or disables signaling substitution on the receive side. Once signaling substitution is enabled, received signaling bits ABCD will be substituted with the ABCD values in the Receive Substitution Signaling Register (RSSR). Signaling substitution only occurs in the output PCM data (RxSERn). Receive Signaling Array Register (RSAR - Address 0xN500-0xN51F) and the external Signaling bus (RxSIG_n) output pin will not be affected. 0 = Disables signaling substitution on the receive side. 1 = Enables signaling substitution on the receive side. |
| 5 | OH_ENB | R/W | 0 | Signaling OH interface output enable This bit enables or disables signaling information to output via the Receive Overhead pin (RxOH_n). The signaling information in the receive signaling array registers (RSAR - Address 0xN500-0xN51F) is output to the receive overhead output pin (RxOH_n) if this bit is enabled. 0 = Disables signaling information to output via RxOH_n. 1 = Enables signaling information to output via RxOH_n. |
| 4 | DEB_ENB | R/W | 0 | Per-channel debounce enable This bit enables or disables the signaling debounce feature. When this feature is enabled, the per-channel signaling state must be in the same state for 2 superframes before the Receive Framer updates signaling information on the Receive Signaling Array Register (RSAR) and the Signaling Pin (RxSIGn). If the signaling bits for two consecutive superframes are not the same, the current state of RSAR and RxSIG will not change. When this feature is disabled, RSAR and RxSIG will be updated as soon as the receive signaling bits have changed. 0 = Disables the Signaling Debounce feature. 1 = Enables the Signaling Debounce feature. |

TABLE 93: RECEIVE SIGNALING CONTROL REGISTER 0-31 (RSCR 0-31) HEX ADDRESS: 0xN3A0 TO 0xN3BF

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|-------------|--|------|---------|---|-------------|--------------------------------|----|---|----|--|----|--|----|---|
| 3 | RxSIGC[1] | R/W | 0 | Signaling conditioning These bits allow user to select the format of signaling substitution on a per-channel basis, as presented in the table below. <table><tr><th>RxSIGC[1:0]</th><th>SIGNALING SUBSTITUTION SCHEMES</th></tr><tr><td>00</td><td>Substitutes all signaling bits with one.</td></tr><tr><td>01</td><td>Enables 16-code (A,B,C,D) signaling substitution. Users must write to bits 3-0 in the Receive Signaling Substitution Register (RSSR) to provide the 16-code (A,B,C,D) signaling substitution values.</td></tr><tr><td>10</td><td>Enables 4-code (A,B) signaling substitution. Users must write to bits 4-5 in the Receive Signaling Substitution Register (RSSR) to provide the 4-code (A,B) signaling substitution values.</td></tr><tr><td>11</td><td>Enables 2-code (A) signaling substitution. Users must write to bit 6 in the Receive Signaling Substitution Register (RSSR) to provide the 2-code (A) signaling substitution values.</td></tr></table> | RxSIGC[1:0] | SIGNALING SUBSTITUTION SCHEMES | 00 | Substitutes all signaling bits with one. | 01 | Enables 16-code (A,B,C,D) signaling substitution. Users must write to bits 3-0 in the Receive Signaling Substitution Register (RSSR) to provide the 16-code (A,B,C,D) signaling substitution values. | 10 | Enables 4-code (A,B) signaling substitution. Users must write to bits 4-5 in the Receive Signaling Substitution Register (RSSR) to provide the 4-code (A,B) signaling substitution values. | 11 | Enables 2-code (A) signaling substitution. Users must write to bit 6 in the Receive Signaling Substitution Register (RSSR) to provide the 2-code (A) signaling substitution values. |
| RxSIGC[1:0] | SIGNALING SUBSTITUTION SCHEMES | | | | | | | | | | | | | |
| 00 | Substitutes all signaling bits with one. | | | | | | | | | | | | | |
| 01 | Enables 16-code (A,B,C,D) signaling substitution. Users must write to bits 3-0 in the Receive Signaling Substitution Register (RSSR) to provide the 16-code (A,B,C,D) signaling substitution values. | | | | | | | | | | | | | |
| 10 | Enables 4-code (A,B) signaling substitution. Users must write to bits 4-5 in the Receive Signaling Substitution Register (RSSR) to provide the 4-code (A,B) signaling substitution values. | | | | | | | | | | | | | |
| 11 | Enables 2-code (A) signaling substitution. Users must write to bit 6 in the Receive Signaling Substitution Register (RSSR) to provide the 2-code (A) signaling substitution values. | | | | | | | | | | | | | |
| 2 | RxSIGC[0] | R/W | 0 | | | | | | | | | | | |
| 1 | RxSIGE[1] | R/W | 0 | | | | | | | | | | | |
| 0 | RxSIGE[0] | R/W | 0 | Receive Signaling Extraction. These bits control per-channel signaling extraction as presented in the table below. Signaling information can be extracted to the Receive Signaling Array Register (RSAR), the Receive Signaling Output pin (RxSIG_n) if the Receive Signaling Interface is enable, or the Receive Overhead Interface output (RxOH_n) if OH_ENB bit is enabled. (bit 5 of this register). <table><tr><th>RxSIGE[1:0]</th><th>SIGNALING EXTRACTION SCHEMES</th></tr><tr><td>00</td><td>No signaling information is extracted.</td></tr><tr><td>01</td><td>Enables 16-code (A,B,C,D) signaling extraction. All signaling bits A,B,C,D will be extracted.</td></tr><tr><td>10</td><td>Enables 4-code (A,B) signaling extraction Only signaling bits A,B will be extracted.</td></tr><tr><td>11</td><td>Enables 2-code (A) signaling extraction Only signaling bit A will be extracted.</td></tr></table> | RxSIGE[1:0] | SIGNALING EXTRACTION SCHEMES | 00 | No signaling information is extracted. | 01 | Enables 16-code (A,B,C,D) signaling extraction. All signaling bits A,B,C,D will be extracted. | 10 | Enables 4-code (A,B) signaling extraction Only signaling bits A,B will be extracted. | 11 | Enables 2-code (A) signaling extraction Only signaling bit A will be extracted. |
| RxSIGE[1:0] | SIGNALING EXTRACTION SCHEMES | | | | | | | | | | | | | |
| 00 | No signaling information is extracted. | | | | | | | | | | | | | |
| 01 | Enables 16-code (A,B,C,D) signaling extraction. All signaling bits A,B,C,D will be extracted. | | | | | | | | | | | | | |
| 10 | Enables 4-code (A,B) signaling extraction Only signaling bits A,B will be extracted. | | | | | | | | | | | | | |
| 11 | Enables 2-code (A) signaling extraction Only signaling bit A will be extracted. | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |

TABLE 94: RECEIVE SUBSTITUTION SIGNALING REGISTER 0-31 (RSSR 0-31) HEX ADDRESS 0xN3C0 TO 0xN3DF

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 6 | SIG2-A | R/W | 0 | 2-code signaling A This bit provides the value of signaling bit A to substitute the receive signaling bit A when 2-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31. |
| 5 | SIG4-B | R/W | 0 | 4-code signaling B This bit provides the value of signaling bit B to substitute the receive signaling bit B when 4-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31. |
| 4 | SIG4-A | R/W | 0 | 4-code signaling A This bit provides the value of signaling bit A to substitute the receive signaling bit A when 4-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31. |
| 3 | SIG16-D | R/W | 0 | 16-code signaling D This bit provides the value of signaling bit D to substitute the receive signaling bit D when 16-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31. |
| 2 | SIG16-C | R/W | 0 | 16-code signaling C This bit provides the value of signaling bit C to substitute the receive signaling bit C when 16-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31. |
| 1 | SIG16-B | R/W | 0 | 16-code signaling B This bit provides the value of signaling bit B to substitute the receive signaling bit B when 16-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31. |
| 0 | SIG16-A | R/W | 0 | 16-code signaling A This bit provides the value of signaling bit A to substitute the receive signaling bit A when 16-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31. |

TABLE 95: RECEIVE SIGNALING ARRAY REGISTER 0 - 31 (RSAR 0-31) HEX ADDRESS: 0xN500 TO 0xN51F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|-----------------------|
| 7-4 | Reserved | - | - | Reserved |

TABLE 95: RECEIVE SIGNALING ARRAY REGISTER 0 - 31 (RSAR 0-31)

HEX ADDRESS: 0xN500 TO 0xN51F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 3 | A | RO | 0 | <p>These READ ONLY registers reflect the most recently received signaling value (A,B,C,D) associated with timeslot 0 to 31. If signaling debounce feature is enabled, the received signaling state must be the same for 2 superframes before this register is updated. If the signaling bits for two consecutive superframes are not the same, the current value of this register will not be changed.</p> <p>If the signaling debounce or signaling feature is disabled, this register is updated as soon as the received signaling bits have changed.</p> <p>NOTE: The content of this register only has meaning when the framer is using Channel Associated Signaling.</p> |
| 2 | B | RO | 0 | |
| 1 | C | RO | 0 | |
| 0 | D | RO | 0 | |

TABLE 96: LAPD BUFFER 0 CONTROL REGISTER (LAPDBCRO)

HEX ADDRESS: 0xN600

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|---------------|------|---------|---|
| 7-0 | LAPD Buffer 0 | R/W | 0 | <p>LAPD Buffer 0 (96-Bytes) Auto Incrementing</p> <p>This register is used to transmit and receive LAPD messages within buffer 0 of the HDLC controller. Any one of the HDLC controller can be chosen in the LAPD Select Register (0xN11B). Users should determine the next available buffer by reading the BUFAVAL bit (bit 7 of the Transmit Data Link Byte Count Register 1 (address 0xN114), Register 2 (0xN144) and Register 3 (0xN154) depending on which HDLC controller is selected. If buffer 0 is available, writing to buffer 0 will insert the message into the outgoing LAPD frame after the LAPD message is sent and the data from the transmit buffer cannot be retrieved.</p> <p>After detecting the Receive end of transfer interrupt (RxEOI), users should read the RBUFPTTR bit (bit 7 of the Receive Data Link Byte Count Register 1 (address 0xN115), Register 2 (0xN145), or Register 3 (0xN155) depending on which HDLC controller is selected) to determine which buffer contains the received LAPD message ready to be read. If RBUFPTTR bit indicates that buffer 0 is available to be read, reading buffer 0 (Register 0xN600) continuously will retrieve the entire received LAPD message.</p> <p>NOTE: When writing to or reading from Buffer 0, the register is automatically incremented such that the entire 96 Byte LAPD message can be written into or read from buffer 0 (Register 0xN600) continuously.</p> |

TABLE 97: LAPD BUFFER 1 CONTROL REGISTER (LAPDBCR1)

HEX ADDRESS: 0xN700

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|---------------|------|---------|---|
| 7-0 | LAPD Buffer 1 | R/W | 0 | <p>LAPD Buffer 1 (96-Bytes) Auto Incrementing</p> <p>This register is used to transmit and receive LAPD messages within buffer 1 of the HDLC controller. Any one of the HDLC controller can be chosen in the LAPD Select Register (0xN11B). Users should determine the next available buffer by reading the BUFAVAL bit (bit 7 of the Transmit Data Link Byte Count Register 1 (address 0xN114), Register 2 (0xN144) and Register 3 (0xN154) depending on which HDLC controller is selected. If buffer 1 is available, writing to buffer 1 will insert the message into the outgoing LAPD frame after the LAPD message is sent and the data from the transmit buffer 1 cannot be retrieved.</p> <p>After detecting the Receive end of transfer interrupt (RxEOt), users should read the RBUFPtr bit (bit 7 of the Receive Data Link Byte Count Register 1 (address 0xN115), Register 2 (0xN145), or Register 3 (0xN155) depending on which HDLC controller is selected) to determine which buffer contains the received LAPD message ready to be read. If RBUFPtr bit indicates that buffer 1 is available to be read, reading buffer 1 (Register 0xN700) continuously will retrieve the entire received LAPD message.</p> <p>NOTE: When writing to or reading from Buffer 0, the register is automatically incremented such that the entire 96 Byte LAPD message can be written into or read from buffer 0 (Register 0xN600) continuously.</p> |

TABLE 98: PMON RECEIVE LINE CODE VIOLATION COUNTER MSB (RLCVCU)

HEX ADDRESS: 0xN900

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|---|
| 7 | RLCVC[15] | RUR | 0 | <p>Performance Monitor "Receive Line Code Violation" 16-Bit Counter - Upper Byte:</p> <p>These RESET-upon-READ bits, along with that within the PMON Receive Line Code Violation Counter Register LSB combine to reflect the cumulative number of instances that Line Code Violation has been detected by the Receive E1 Framer block since the last read of this register.</p> <p>This register contains the Most Significant byte of this 16-bit of the Line Code Violation counter.</p> <p>NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.</p> |
| 6 | RLCVC[14] | RUR | 0 | |
| 5 | RLCVC[13] | RUR | 0 | |
| 4 | RLCVC[12] | RUR | 0 | |
| 3 | RLCVC[11] | RUR | 0 | |
| 2 | RLCVC[10] | RUR | 0 | |
| 1 | RLCVC[9] | RUR | 0 | |
| 0 | RLCVC[8] | RUR | 0 | |

TABLE 99: PMON RECEIVE LINE CODE VIOLATION COUNTER LSB (RLCVCL)

HEX ADDRESS: 0xN901

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | RLCVC[7] | RUR | 0 | Performance Monitor “Receive Line Code Violation” 16-Bit Counter - Lower Byte: These RESET-upon-READ bits, along with that within the PMON Receive Line Code Violation Counter Register MSB combine to reflect the cumulative number of instances that Line Code Violation has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Least Significant byte of this 16-bit of the Line Code Violation counter. NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RLCVC[6] | RUR | 0 | |
| 5 | RLCVC[5] | RUR | 0 | |
| 4 | RLCVC[4] | RUR | 0 | |
| 3 | RLCVC[3] | RUR | 0 | |
| 2 | RLCVC[2] | RUR | 0 | |
| 1 | RLCVC[1] | RUR | 0 | |
| 0 | RLCVC[0] | RUR | 0 | |

TABLE 100: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER MSB (RFAECU) HEX ADDRESS: 0xN902

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|---|
| 7 | RFAEC[15] | RUR | 0 | Performance Monitor “Receive Framing Alignment Error 16-Bit Counter” - Upper Byte: These RESET-upon-READ bits, along with that within the “PMON Receive Framing Alignment Error Counter Register LSB” combine to reflect the cumulative number of instances that the Receive Framing Alignment errors has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of the Receive Framing Alignment Error counter. NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RFAEC[14] | RUR | 0 | |
| 5 | RFAEC[13] | RUR | 0 | |
| 4 | RFAEC[12] | RUR | 0 | |
| 3 | RFAEC[11] | RUR | 0 | |
| 2 | RFAEC[10] | RUR | 0 | |
| 1 | RFAEC[9] | RUR | 0 | |
| 0 | RFAEC[8] | RUR | 0 | |

TABLE 101: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER LSB (RFAECL) HEX ADDRESS: 0xN903

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 7 | RFAEC[7] | RUR | 0 | Performance Monitor “Receive Framing Alignment Error 16-Bit Counter” - Lower Byte: These RESET-upon-READ bits, along with that within the “PMON Receive Framing Alignment Error Counter Register MSB” combine to reflect the cumulative number of instances that the Receive Framing Alignment errors has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Least Significant byte of this 16-bit of the Receive Framing Alignment Error counter. NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RFAEC[6] | RUR | 0 | |
| 5 | RFAEC[5] | RUR | 0 | |
| 4 | RFAEC[4] | RUR | 0 | |
| 3 | RFAEC[3] | RUR | 0 | |
| 2 | RFAEC[2] | RUR | 0 | |
| 1 | RFAEC[1] | RUR | 0 | |
| 0 | RFAEC[0] | RUR | 0 | |

TABLE 102: PMON RECEIVE SEVERELY ERRORED FRAME COUNTER (RSEFC)

HEX ADDRESS: 0xN904

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 7 | RSEFC[7] | RUR | 0 | Performance Monitor - Receive Severely Errored frame Counter (8-bit Counter) These Reset-Upon-Read bit fields reflect the cumulative number of instances that Receive Severely Errored Frames have been detected by the E1 Framer since the last read of this register. Severely Errored Frame is defined as the occurrence of two consecutive errored frame alignment signals without causing loss of frame condition. |
| 6 | RSEFC[6] | RUR | 0 | |
| 5 | RSEFC[5] | RUR | 0 | |
| 4 | RSEFC[4] | RUR | 0 | |
| 3 | RSEFC[3] | RUR | 0 | |
| 2 | RSEFC[2] | RUR | 0 | |
| 1 | RSEFC[1] | RUR | 0 | |
| 0 | RSEFC[0] | RUR | 0 | |

TABLE 103: PMON RECEIVE CRC-4 BIT ERROR COUNTER - MSB (RSBBECU)

HEX ADDRESS: 0xN905

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|---|
| 7 | RSBBEC[15] | RUR | 0 | Performance Monitor "Receive Synchronization Bit Error 16-Bit Counter" - Upper Byte: These RESET-upon-READ bits, along with that within the "PMON Receive Synchronization Bit Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive Synchronization Bit errors has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of the Receive Synchronization Bit Error counter. NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RSBBEC[14] | RUR | 0 | |
| 5 | RSBBEC[13] | RUR | 0 | |
| 4 | RSBBEC[12] | RUR | 0 | |
| 3 | RSBBEC[11] | RUR | 0 | |
| 2 | RSBBEC[10] | RUR | 0 | |
| 1 | RSBBEC[9] | RUR | 0 | |
| 0 | RSBBEC[8] | RUR | 0 | |

TABLE 104: PMON RECEIVE CRC-4 BLOCK ERROR COUNTER - LSB (RSBBECL)

HEX ADDRESS: 0xN906

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|--|
| 7 | RSBBEC[7] | RUR | 0 | Performance Monitor "Receive Synchronization Bit Error 16-Bit Counter" - Lower Byte: These RESET-upon-READ bits, along with that within the "PMON Receive Synchronization Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive Synchronization Bit errors has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Least Significant byte of this 16-bit of the Receive Synchronization Bit Error counter. NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RSBBEC[6] | RUR | 0 | |
| 5 | RSBBEC[5] | RUR | 0 | |
| 4 | RSBBEC[4] | RUR | 0 | |
| 3 | RSBBEC[3] | RUR | 0 | |
| 2 | RSBBEC[2] | RUR | 0 | |
| 1 | RSBBEC[1] | RUR | 0 | |
| 0 | RSBBEC[0] | RUR | 0 | |

TABLE 105: PMON RECEIVE FAR-END BLOCK ERROR COUNTER - MSB (RFEBECU) HEX ADDRESS: 0xN907

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|--|
| 7 | RFEBEC[15] | RUR | 0 | Performance Monitor - Receive Far-End Block Error 16-Bit Counter - Upper Byte: These RESET-upon-READ bits, along with that within the "PMON Receive Far-End Block Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive Far-End Block errors has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of the Receive Far-End Block Error counter. NOTE: The Receive Far-End Block Error Counter will increment once each time the received E-bit is set to zero. This counter is disabled during loss of sync at either the FAS or CRC-4 level and it will continue to count if loss of multiframe sync occurs at the CAS level. NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RFEBEC[14] | RUR | 0 | |
| 5 | RFEBEC[13] | RUR | 0 | |
| 4 | RFEBEC[12] | RUR | 0 | |
| 3 | RFEBEC[11] | RUR | 0 | |
| 2 | RFEBEC[10] | RUR | 0 | |
| 1 | RFEBEC[9] | RUR | 0 | |
| 0 | RFEBEC[8] | RUR | 0 | |

TABLE 106: PMON RECEIVE FAR END BLOCK ERROR COUNTER -LSB (RFEBECL) HEX ADDRESS: 0xN908

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|---|
| 7 | RFEBEC[7] | RUR | 0 | Performance Monitor - Receive Far-End Block Error 16-Bit Counter - Lower Byte: These RESET-upon-READ bits, along with that within the "PMON Receive Far-End Block Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive Far-End Block errors has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Least Significant byte of this 16-bit of the Receive Far-End Block Error counter. NOTE: The Receive Far-End Block Error Counter will increment once each time the received E-bit is set to zero. This counter is disabled during loss of sync at either the FAS or CRC-4 level and it will continue to count if loss of multiframe sync occurs at the CAS level. NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | RFEBEC[6] | RUR | 0 | |
| 5 | RFEBEC[5] | RUR | 0 | |
| 4 | RFEBEC[4] | RUR | 0 | |
| 3 | RFEBEC[3] | RUR | 0 | |
| 2 | RFEBEC[2] | RUR | 0 | |
| 1 | RFEBEC[1] | RUR | 0 | |
| 0 | RFEBEC[0] | RUR | 0 | |

TABLE 107: PMON RECEIVE SLIP COUNTER (RSC)

HEX ADDRESS: 0xN909

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | RSC[7] | RUR | 0 | Performance Monitor - Receive Slip Counter (8-bit Counter) These Reset-Up-on-Read bit fields reflect the cumulative number of instances that Receive Slip events have been detected by the E1 Framer since the last read of this register. NOTE: A slip event is defined as a replication or deletion of a E1 frame by the receive slip buffer. |
| 6 | RSC[6] | RUR | 0 | |
| 5 | RSC[5] | RUR | 0 | |
| 4 | RSC[4] | RUR | 0 | |
| 3 | RSC[3] | RUR | 0 | |
| 2 | RSC[2] | RUR | 0 | |
| 1 | RSC[1] | RUR | 0 | |
| 0 | RSC[0] | RUR | 0 | |

TABLE 108: PMON RECEIVE LOSS OF FRAME COUNTER (RLFC)

HEX ADDRESS: 0xN90A

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | RLFC[7] | RUR | 0 | Performance Monitor - Receive Loss of Frame Counter (8-bit Counter) These Reset-Up-on-Read bit fields reflect the cumulative number of instances that Receive Loss of Frame condition have been detected by the E1 Framer since the last read of this register. NOTE: This counter counts once every time the Loss of Frame condition is declared. This counter provides the capability to measure an accumulation of short failure events. |
| 6 | RLFC[6] | RUR | 0 | |
| 5 | RLFC[5] | RUR | 0 | |
| 4 | RLFC[4] | RUR | 0 | |
| 3 | RLFC[3] | RUR | 0 | |
| 2 | RLFC[2] | RUR | 0 | |
| 1 | RLFC[1] | RUR | 0 | |
| 0 | RLFC[0] | RUR | 0 | |

TABLE 109: PMON RECEIVE CHANGE OF FRAME ALIGNMENT COUNTER (RCFAC)

HEX ADDRESS: 0xN90B

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 7 | RCFAC[7] | RUR | 0 | Performance Monitor - Receive Change of Frame Alignment Counter (8-bit Counter) These Reset-Up-on-Read bit fields reflect the cumulative number of instances that Receive Change of Framing Alignment have been detected by the E1 Framer since the last read of this register. NOTE: Change of Framing Alignment (COFA) is declared when the newly-locked framing pattern is different from the one offered by off-line framer. |
| 6 | RCFAC[6] | RUR | 0 | |
| 5 | RCFAC[5] | RUR | 0 | |
| 4 | RCFAC[4] | RUR | 0 | |
| 3 | RCFAC[3] | RUR | 0 | |
| 2 | RCFAC[2] | RUR | 0 | |
| 1 | RCFAC[1] | RUR | 0 | |
| 0 | RCFAC[0] | RUR | 0 | |

TABLE 110: PMON LAPD FRAME CHECK SEQUENCE ERROR COUNTER 1 (LFCSEC1) HEX ADDRESS: 0xN90C

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|--|
| 7 | FCSEC1[7] | RUR | 0 | Performance Monitor - LAPD 1 Frame Check Sequence Error Counter (8-bit Counter) These Reset-Up-on-Read bit fields reflect the cumulative number of instances that Frame Check Sequence Error have been detected by the LAPD Controller 1 since the last read of this register. |
| 6 | FCSEC1[6] | RUR | 0 | |
| 5 | FCSEC1[5] | RUR | 0 | |
| 4 | FCSEC1[4] | RUR | 0 | |
| 3 | FCSEC1[3] | RUR | 0 | |
| 2 | FCSEC1[2] | RUR | 0 | |
| 1 | FCSEC1[1] | RUR | 0 | |
| 0 | FCSEC1[0] | RUR | 0 | |

TABLE 111: PMON PRBS BIT ERROR COUNTER MSB (PBEUC)

HEX ADDRESS: 0xN90D

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|--|
| 7 | PRBSE[15] | RUR | 0 | Performance Monitor - E1 PRBS Bit Error 16-Bit Counter - Upper Byte: These RESET-upon-READ bits, along with that within the "PMON E1 PRBS Bit Error Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveE1 PRBS Bit errors has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of the Receive E1 PRBS Bit Error counter. NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | PRBSE[14] | RUR | 0 | |
| 5 | PRBSE[13] | RUR | 0 | |
| 4 | PRBSE[12] | RUR | 0 | |
| 3 | PRBSE[11] | RUR | 0 | |
| 2 | PRBSE[10] | RUR | 0 | |
| 1 | PRBSE[9] | RUR | 0 | |
| 0 | PRBSE[8] | RUR | 0 | |

TABLE 112: PMON PRBS BIT ERROR COUNTER LSB (PBECL)

HEX ADDRESS: 0xN90E

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | PRBSE[7] | RUR | 0 | Performance Monitor - E1 PRBS Bit Error 16-Bit Counter - Lower Byte: These RESET-upon-READ bits, along with that within the "PMON E1 PRBS Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveE1 PRBS Bit errors has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Least Significant byte of this 16-bit of the Receive E1 PRBS Bit Error counter. NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | PRBSE[6] | RUR | 0 | |
| 5 | PRBSE[5] | RUR | 0 | |
| 4 | PRBSE[4] | RUR | 0 | |
| 3 | PRBSE[3] | RUR | 0 | |
| 2 | PRBSE[2] | RUR | 0 | |
| 1 | PRBSE[1] | RUR | 0 | |
| 0 | PRBSE[0] | RUR | 0 | |

TABLE 113: PMON TRANSMIT SLIP COUNTER (TSC)

HEX ADDRESS: 0xN90F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|--|
| 7 | TxSLIP[7] | RUR | 0 | Performance Monitor - Transmit Slip Counter (8-bit Counter) These Reset-Up-on-Read bit fields reflect the cumulative number of instances that Transmit Slip events have been detected by the E1 Framer since the last read of this register. NOTE: A slip event is defined as a replication or deletion of a E1 frame by the transmit slip buffer. |
| 6 | TxSLIP[6] | RUR | 0 | |
| 5 | TxSLIP[5] | RUR | 0 | |
| 4 | TxSLIP[4] | RUR | 0 | |
| 3 | TxSLIP[3] | RUR | 0 | |
| 2 | TxSLIP[2] | RUR | 0 | |
| 1 | TxSLIP[1] | RUR | 0 | |
| 0 | TxSLIP[0] | RUR | 0 | |

TABLE 114: PMON EXCESSIVE ZERO VIOLATION COUNTER MSB (EZVCU)

HEX ADDRESS: 0xN910

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | EZVC[15] | RUR | 0 | Performance Monitor - E1 Excessive Zero Violation 16-Bit Counter - Upper Byte: These RESET-upon-READ bits, along with that within the "PMON E1 Excessive Zero Violation Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveE1 Excessive Zero Violation has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of the Receive E1 Excessive Zero Violation counter. NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | EZVC[14] | RUR | 0 | |
| 5 | EZVC[13] | RUR | 0 | |
| 4 | EZVC[12] | RUR | 0 | |
| 3 | EZVC[11] | RUR | 0 | |
| 2 | EZVC[10] | RUR | 0 | |
| 1 | EZVC[9] | RUR | 0 | |
| 0 | EZVC[8] | RUR | 0 | |

TABLE 115: PMON EXCESSIVE ZERO VIOLATION COUNTER LSB (EZVCL)

HEX ADDRESS: 0xN911

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 7 | EZVC[7] | RUR | 0 | Performance Monitor - E1 Excessive Zero Violation 16-Bit Counter - Lower Byte: These RESET-upon-READ bits, along with that within the "PMON E1 Excessive Zero Violation Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveE1 Excessive Zero Violation has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Least Significant byte of this 16-bit of the Receive E1 Excessive Zero Violation counter. NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count. |
| 6 | EZVC[6] | RUR | 0 | |
| 5 | EZVC[5] | RUR | 0 | |
| 4 | EZVC[4] | RUR | 0 | |
| 3 | EZVC[3] | RUR | 0 | |
| 2 | EZVC[2] | RUR | 0 | |
| 1 | EZVC[1] | RUR | 0 | |
| 0 | EZVC[0] | RUR | 0 | |

TABLE 116: SS7 FCS ERROR COUNTER REGISTERS (SS7FCSECR) HEX ADDRESS: 0xN912 TO 0xN914

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|---------------------|------|----------|---|
| 7-0 | SS7_FCS Error Count | RUR | 00000000 | SS7 FCS error counter register (leaky bucket implementation). |

Note1: SS7 Controller #1 = 0xN912, SS7 Controller #2 = 0xN913, SS7 Controller #3 = 0xN914.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 117: PMON FRAME CHECK SEQUENCE ERROR COUNTER 2 (LFCSEC2)

HEX ADDRESS: 0xN91C

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|---|
| 7 | FCSEC2[7] | RUR | 0 | Performance Monitor - LAPD 2 Frame Check Sequence Error Counter (8-bit Counter) These Reset-Upon-Read bit fields reflect the cumulative number of instances that Frame Check Sequence Error have been detected by the LAPD Controller 2 since the last read of this register. |
| 6 | FCSEC2[6] | RUR | 0 | |
| 5 | FCSEC2[5] | RUR | 0 | |
| 4 | FCSEC2[4] | RUR | 0 | |
| 3 | FCSEC2[3] | RUR | 0 | |
| 2 | FCSEC2[2] | RUR | 0 | |
| 1 | FCSEC2[1] | RUR | 0 | |
| 0 | FCSEC2[0] | RUR | 0 | |

TABLE 118: PMON FRAME CHECK SEQUENCE ERROR COUNTER 3 (LFCSEC3)

HEX ADDRESS: 0xN92C

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|---|
| 7 | FCSEC3[7] | RUR | 0 | Performance Monitor - LAPD 3 Frame Check Sequence Error Counter (8-bit Counter) These Reset-Upon-Read bit fields reflect the cumulative number of instances that Frame Check Sequence Error have been detected by the LAPD Controller 3 since the last read of this register. |
| 6 | FCSEC3[6] | RUR | 0 | |
| 5 | FCSEC3[5] | RUR | 0 | |
| 4 | FCSEC3[4] | RUR | 0 | |
| 3 | FCSEC3[3] | RUR | 0 | |
| 2 | FCSEC3[2] | RUR | 0 | |
| 1 | FCSEC3[1] | RUR | 0 | |
| 0 | FCSEC3[0] | RUR | 0 | |

TABLE 119: BLOCK INTERRUPT STATUS REGISTER (BISR)

HEX ADDRESS: 0xNB00

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | Sa6 | RO | 0 | Sa6 Block Interrupt Status This bit Indicates whether or not the SA 6 block has an interrupt request awaiting service. 0 - Indicates no outstanding SA 6 block interrupt request is awaiting service 1 - Indicates the SA 6 block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the SA6 block Interrupt Status register (address 0xNB0C) to clear the interrupt NOTE: This bit will be reset to 0 after the microprocessor has performed a read to the SA6 Interrupt Status Register |
| 6 | Reserved | | | For T1 mode only |
| 5 | RxCikLOS | RO | 0 | Loss of Recovered Clock Interrupt Status This bit indicates whether or not the E1 receive framer is currently declaring the "Loss of Recovered Clock" interrupt. 0 = Indicates that the E1 Receive Framer Block is NOT currently declaring the "Loss of Recovered Clock" interrupt. 1 = Indicates that the E1 Receive Framer Block is currently declaring the "Loss of Recovered Clock" interrupt. NOTE: This bit is only active if the clock loss detection feature is enabled (Register - 0xN100) |
| 4 | ONESEC | RO | 0 | One Second Interrupt Status This bit indicates whether or not the E1 receive framer block is currently declaring the "One Second" interrupt. 0 = Indicates that the E1 Receive Framer Block is NOT currently declaring the "One Second" interrupt. 1 = Indicates that the E1 Receive Framer Block is currently declaring the "One Second" interrupt. |
| 3 | HDLC | RO | 0 | HDLC Block Interrupt Status This bit indicates whether or not the HDLC block has any interrupt request awaiting service. 0 = Indicates no outstanding HDLC block interrupt request is awaiting service 1 = Indicates HDLC Block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the corresponding Data Link Status Registers (address 0xNB06, 0xNB16, 0xNB26, 0xNB10, 0xNB18, 0xNB28) to clear the interrupt. NOTE: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Data Link Status Registers that generated the interrupt. |

TABLE 119: BLOCK INTERRUPT STATUS REGISTER (BISR)

HEX ADDRESS: 0xNB00

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 2 | SLIP | RO | 0 | Slip Buffer Block Interrupt Status This bit indicates whether or not the Slip Buffer block has any outstanding interrupt request awaiting service. 0 = Indicates no outstanding Slip Buffer Block interrupt request is awaiting service 1 = Indicates Slip Buffer block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the Slip Buffer Interrupt Status register (address 0xNB08) to clear the interrupt <i>NOTE: This bit will be reset to 0 after the microprocessor has performed a read to the Slip Buffer Interrupt Status Register.</i> |
| 1 | ALARM | RO | 0 | Alarm & Error Block Interrupt Status This bit indicates whether or not the Alarm & Error Block has any outstanding interrupt request awaiting service. 0 = Indicates no outstanding interrupt request is awaiting service 1 = Indicates the Alarm & Error Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the corresponding alarm and error status registers (address 0xNB02, 0xNB0E, 0xNB40) to clear the interrupt. <i>NOTE: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Alarm & Error Interrupt Status register that generated the interrupt.</i> |
| 0 | E1 FRAME | RO | 0 | E1 Framer Block Interrupt Status This bit indicates whether or not the E1 Framer block has any outstanding interrupt request awaiting service. 0 = Indicates no outstanding interrupt request is awaiting service. 1 = Indicates the E1 Framer Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the E1 Framer status register (address 0xNB04) to clear the interrupt <i>NOTE: This bit will be reset to 0 after the microprocessor has performed a read to the E1 Framer Interrupt Status register.</i> |

TABLE 120: BLOCK INTERRUPT ENABLE REGISTER (BIER)

HEX ADDRESS: 0xNB01

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|--|
| 7 | SA6_ENB | R/W | 0 | SA6 Block interrupt enable This bit permits the user to either enable or disable the SA 6 Block for interrupt generation. If the user writes a "0" to this register bit and disables the SA 6 Block for interrupt generation, then all SA 6 interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the SA6 Block interrupt at the "Block Level" will be enabled. However, the individual SA 6 interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all SA6 Block interrupt within the device. 1 - Enables the SA6 interrupt at the "Block-Level". |
| 6 | Reserved | | | For T1 mode only |
| 5 | RXCLKLOSS | R/W | 0 | Loss of Recovered Clock Interrupt Enable This bit permits the user to either enable or disable the Loss of Recovered Clock Interrupt for interrupt generation. 0 - Disables the Loss of Recovered Clock Interrupt within the device. 1 - Enables the Loss of Recovered Clock interrupt at the "Source-Level". |
| 4 | ONESEC_ENB | R/W | 0 | One Second Interrupt Enable This bit permits the user to either enable or disable the One Second Interrupt for interrupt generation. 0 - Disables the One Second Interrupt within the device. 1 - Enables the One Second interrupt at the "Source-Level". |
| 3 | HDLC_ENB | R/W | 0 | HDLC Block Interrupt Enable This bit permits the user to either enable or disable the HDLC Block for interrupt generation. If the user writes a "0" to this register bit and disables the HDLC Block for interrupt generation, then all HDLC interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the HDLC Block interrupt at the "Block Level" will be enabled. However, the individual HDLC interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all SA6 Block interrupt within the device. 1 - Enables the SA6 interrupt at the "Block-Level". |
| 2 | SLIP_ENB | R/W | 0 | Slip Buffer Block Interrupt Enable This bit permits the user to either enable or disable the Slip Buffer Block for interrupt generation. If the user writes a "0" to this register bit and disables the Slip Buffer Block for interrupt generation, then all Slip Buffer interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the Slip Buffer Block interrupt at the "Block Level" will be enabled. However, the individual Slip Buffer interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all Slip Buffer Block interrupt within the device. 1 - Enables the Slip Buffer interrupt at the "Block-Level". |

TABLE 120: BLOCK INTERRUPT ENABLE REGISTER (BIER)

HEX ADDRESS: 0xNB01

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------|------|---------|--|
| 1 | ALARM_ENB | R/W | 0 | Alarm & Error Block Interrupt Enable This bit permits the user to either enable or disable the Alarm & Error Block for interrupt generation. If the user writes a "0" to this register bit and disables the Alarm & Error Block for interrupt generation, then all Alarm & Error interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the Alarm & Error Block interrupt at the "Block Level" will be enabled. However, the individual Alarm & Error interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all Alarm & Error Block interrupt within the device. 1 - Enables the Alarm & Error interrupt at the "Block-Level". |
| 0 | E1FRAME_ENB | R/W | 0 | E1 Framer Block Enable This bit permits the user to either enable or disable the E1 Framer Block for interrupt generation. If the user writes a "0" to this register bit and disables the E1 Framer Block for interrupt generation, then all E1 Framer interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the E1 Framer Block interrupt at the "Block Level" will be enabled. However, the individual E1 Framer interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all E1 Framer Block interrupt within the device. 1 - Enables the E1 Framer interrupt at the "Block-Level". |

TABLE 121: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

HEX ADDRESS: 0xNB02

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|---------------|--------|---------|--|
| 7 | Rx OOF State | RO | 0 | <p>Receive Out of Frame Defect State</p> <p>This READ-ONLY bit indicates whether or not the Receive E1 Framer block is currently declaring the “Out of Frame” defect condition within the incoming E1 data-stream, as described below.</p> <p>Out of Frame defect condition is declared when “FASC” number of consecutive errored FAS patterns are detected, where “FASC” indicates the Loss of FAS Alignment Criteria in the Framing Control Register (0xN10B), bit 2-0.</p> <p>0 – The Receive E1 Framer block is NOT currently declaring the “Out of Frame” defect condition.</p> <p>1 – The Receive E1 Framer block is currently declaring the “Out of Frame” defect condition.</p> |
| 6 | RxAIS State | RO | 0 | <p>Receive Alarm Indication Status Defect State</p> <p>This READ-ONLY bit indicates whether or not the Receive E1 Framer block is currently declaring the AIS defect condition within the incoming E1 data-stream, as described below.</p> <p>AIS defect is declared when AIS condition persists for 250 microseconds (2 frames). AIS defect is cleared when more than 2 zeros are detected in two consecutive frames (250us)</p> <p>0 – The Receive E1 Framer block is NOT currently declaring the AIS defect condition.</p> <p>1 – The Receive E1 Framer block is currently declaring the AIS defect condition.</p> |
| 5 | RxMYEL Status | RUR/WC | 0 | <p>Change of CAS Multiframe Yellow Alarm Interrupt Status.</p> <p>This Reset-Upon-Read bit field indicates whether or not the CAS multiframe yellow alarm interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block declares the CAS Multiframe Yellow Alarm. 2. Whenever the Receive E1 Framer block clears the CAS Multiframe Yellow Alarm <p>CAS Multiframe Yellow Alarm is declared whenever the received ‘y’ bit in Time Slot 16 of Frame 0 is set to ‘1’.</p> <p>0 = Indicates that the “Change of CAS Multiframe Yellow Alarm” interrupt has not occurred since the last read of this register.</p> <p>1 = Indicates that the “Change of CAS Multiframe Yellow Alarm” interrupt has occurred since the last read of this register.</p> |
| 4 | LOS State | RO | 0 | <p>Framer Receive Loss of Signal (LOS) State</p> <p>This READ-ONLY bit indicates whether or not the Receive E1 framer is currently declaring the Loss of Signal (LOS) condition within the incoming DS1 data-stream, as described below</p> <p>LOS defect is declared when LOS condition persists for 175 consecutive bits. LOS defect is cleared when LOS condition is absent or when the received signal reaches a 12.5% ones density for 175 consecutive bits.</p> <p>0 = The Receive DS1 Framer block is NOT currently declaring the Loss of Signal (LOS) condition.</p> <p>1 = The Receive DS1 Framer block is currently declaring the Loss of Signal (LOS) condition.</p> |

TABLE 121: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

HEX ADDRESS: 0xNB02

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|---------------------|------------|---------|--|
| 3 | LCV Int Status | RUR/ WC | 0 | Line Code Violation Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the Receive E1 LIU block has detected a Line Code Violation interrupt since the last read of this register. 0 = Indicates that the Line Code Violation interrupt has not occurred since the last read of this register. 1 = Indicates that the Line Code Violation interrupt has occurred since the last read of this register. |
| 2 | Rx OOF State Change | RUR/ WC | 0 | Change in Out of Frame Defect Condition Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Out of Frame Defect Condition" interrupt has occurred since the last read of this register. Out of Frame defect condition is declared when "FASC" number of consecutive errored FAS patterns are detected, where "FASC" indicates the Loss of FAS Alignment Criteria in the Framing Control Register (0xN10B), bit 2-0. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block declares the Out of Frame defect condition. 2. Whenever the Receive E1 Framer block clears the Out of Frame defect condition 0 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has occurred since the last read of this register |
| 1 | RxAIS State Change | RUR/ WC | 0 | Change in Receive AIS Condition Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive AIS Condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block declares the AIS condition. 2. Whenever the Receive E1 Framer block clears the AIS condition 0 = Indicates that the "Change in Receive AIS condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive AIS condition" interrupt has occurred since the last read of this register |

TABLE 121: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

HEX ADDRESS: 0xNB02

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------------|------------|---------|---|
| 0 | RxYEL State Change | RUR/ WC | 0 | <p>Change in Receive Yellow Alarm Interrupt Status.</p> <p>This Reset-Upon-Read bit field indicates whether or not the “Change in Receive Yellow Alarm Condition” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block declares the Yellow Alarm condition. 2. Whenever the Receive E1 Framer block clears the Yellow Alarm condition <p>0 = Indicates that the “Change in Receive Yellow Alarm condition” interrupt has not occurred since the last read of this register</p> <p>1 = Indicates that the “Change in Receive Yellow Alarm condition” interrupt has occurred since the last read of this register</p> |

TABLE 122: ALARM & ERROR INTERRUPT ENABLE REGISTER (AEIER)

HEX ADDRESS: 0xNB03

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------|------|---------|---|
| 7 | Rx_YEL_STATE | RO | 0 | Receive Yellow Alarm State This READ-ONLY bit indicates whether or not the Receive E1 Framer block is currently declaring the Yellow Alarm condition within the incoming E1 data-stream, as described below. Yellow alarm or Remote Alarm Indication (RAI) is declared when the 'A' bit of two consecutive non-FAS frames is set to '1', which is equivalent to taking 375us to declare a RAI condition. Yellow alarm is cleared when the 'A' bit of two consecutive non-FAS frames is set to 0, which is equivalent to taking 375us to clear a RAI condition. 0 – The Receive E1 Framer block is NOT currently declaring the Yellow Alarm condition. 1 – The Receive E1 Framer block is currently declaring the Yellow Alarm condition. |
| 6 | Reserved | - | - | Reserved |
| 5 | RxMYEL ENB | R/W | 0 | Change of CAS Multiframe Yellow Alarm Interrupt Enable. This bit permits the user to either enable or disable the "Change in CAS Multiframe Yellow Alarm" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. The instant that the Receive E1 Framer block declares CAS Multiframe Yellow Alarm. 2. The instant that the Receive E1 Framer block clears the CAS Multiframe Yellow Alarm. 0 – Disables the "Change in CAS Multiframe Yellow Alarm" Interrupt. 1 – Enables the "Change in CAS Multiframe Yellow Alarm" Interrupt. |
| 4 | - | R/W | 0 | This bit should be set to '0' for proper operation. |
| 3 | LCV ENB | R/W | 0 | Line Code violation interrupt enable This bit permits the user to either enable or disable the "Line Code Violation" interrupt within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when Line Code Violation is detected. 0 = Disables the interrupt generation when Line Code Violation is detected. 1 = Enables the interrupt generation when Line Code Violation is detected. |
| 2 | RxOOF ENB | R/W | 0 | Change in Out of Frame Defect Condition Interrupt enable This bit permits the user to either enable or disable the "Change in Out of Frame Defect Condition" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. The instant that the Receive E1 Framer block declares the Out of Frame defect condition. 2. The instant that the Receive E1 Framer block clears the Out of Frame defect condition. 0 – Disables the "Change in Out of Frame Defect Condition" Interrupt. 1 – Enables the "Change in Out of Frame Defect Condition" Interrupt. |

TABLE 122: ALARM & ERROR INTERRUPT ENABLE REGISTER (AEIER)

HEX ADDRESS: 0xNB03

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|--|
| 1 | RxAIS ENB | R/W | 0 | <p>Change in AIS Condition interrupt enable</p> <p>This bit permits the user to either enable or disable the “Change in AIS Condition” Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. The instant that the Receive E1 Framer block declares the AIS condition. 2. The instant that the Receive E1 Framer block clears the AIS condition. <p>0 – Disables the “Change in AIS Condition” Interrupt. 1 – Enables the “Change in AIS Condition” Interrupt.</p> |
| 0 | RxYEL ENB | R/W | 0 | <p>Change in Yellow alarm Condition interrupt enable</p> <p>This bit permits the user to either enable or disable the “Change in Yellow Alarm Condition” Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. The instant that the Receive E1 Framer block declares the Yellow Alarm condition. 2. The instant that the Receive E1 Framer block clears the Yellow Alarm condition. <p>0 – Disables the “Change in Yellow Alarm Condition” Interrupt. 1 – Enables the “Change in Yellow Alarm Condition” Interrupt.</p> |

TABLE 123: FRAMER INTERRUPT STATUS REGISTER (FISR)

HEX ADDRESS: 0xNB04

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------|------------|---------|--|
| 7 | COMFA Status | RUR/ WC | 0 | <p>Change of CAS Multiframe Alignment Interrupt Status</p> <p>This Reset-Up-on-Read bit field indicates whether or not the “Change of CAS multiframe alignment” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block declares the “Loss of CAS Multiframe Alignment”. 2. Whenever the Receive E1 Framer block clears the “Loss of CAS Multiframe Alignment” <p>Loss CAS Multiframe Alignment is declared when the “CASC” number of consecutive CAS Multiframe Alignment signals have been received in error, where CASC sets the criteria for Loss of CAS multiframe. CASC can be programmed through Framing Control Register (FCR - address 0xN10B, bit 6-5)</p> <p>0 = Indicates that the “Change of CAS Multiframe Alignment” interrupt has not occurred since the last read of this register.</p> <p>1 = Indicates that the “Change of CAS Multiframe Alignment” interrupt has occurred since the last read of this register.</p> <p>NOTES: This bit only has meaning when Channel Associated Signaling (CAS) is enabled.</p> |
| 6 | NBIT Status | RUR/ WC | 0 | <p>Change in National Bits Interrupt Status</p> <p>This Reset-Up-on-Read bit field indicates whether or not the “Change in National Bits” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever any one of the National Bits (Sa4-Sa8) within the incoming non-FAS E1 frames has changed.</p> <p>0 = Indicates that the “Change in National Bits” interrupt has not occurred since the last read of this register.</p> <p>1 = Indicates that the “Change in National Bits” interrupt has occurred since the last read of this register.</p> |
| 5 | SIG Status | RUR/ WC | 0 | <p>Change in CAS Signaling Bits Interrupt Status</p> <p>This Reset-Up-on-Read bit field indicates whether or not the “Change in CAS Signaling Bits” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever any one of the four signaling bits values (A,B,C,D) has changed in any one of the 30 channels within the incoming E1 frames. Users can read the signaling change registers (address 0xN10D-0xN110) to determine which signalling channel has changed.</p> <p>0 = Indicates that the “Change in CAS Signaling Bits” interrupt has not occurred since the last read of this register.</p> <p>1 = Indicates that the “Change in CAS Signaling Bits” interrupt has occurred since the last read of this register.</p> <p>NOTE: This bit only has meaning when Channel Associated Signaling (CAS) is enabled.</p> |

TABLE 123: FRAMER INTERRUPT STATUS REGISTER (FISR)

HEX ADDRESS: 0xNB04

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------|------------|---------|---|
| 4 | COFA Status | RUR/ WC | 0 | <p>Change of FAS Framing Alignment (COFA) Interrupt Status</p> <p>This Reset-Up-on-Read bit field indicates whether or not the “Change of FAS Framing Alignment” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever the Receive E1 Framer block detects a Change of FAS Framing Alignment Signal (e.g., the FAS bits have appeared to move to a different location within the incoming E1 data stream).</p> <p>0 = Indicates that the “Change of FAS Framing Alignment (COFA)” interrupt has not occurred since the last read of this register.</p> <p>1 = Indicates that the “Change of FAS Framing Alignment (COFA)” interrupt has occurred since the last read of this register.</p> |
| 3 | OOF Status | RUR/ WC | 0 | <p>Change in Out of Frame Defect Condition Interrupt Status.</p> <p>This Reset-Up-on-Read bit field indicates whether or not the “Change in Receive Out of Frame Defect Condition” interrupt has occurred since the last read of this register.</p> <p>Out of Frame defect condition is declared when “FASC” number of consecutive errored FAS patterns are detected, where “FASC” indicates the Loss of FAS Alignment Criteria in the Framing Control Register (0xN10B), bit 2-0.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block declares the Out of Frame defect condition. 2. Whenever the Receive E1 Framer block clears the Out of Frame defect condition <p>0 = Indicates that the “Change in Receive Out of Frame defect condition” interrupt has not occurred since the last read of this register</p> <p>1 = Indicates that the “Change in Receive Out of Frame defect condition” interrupt has occurred since the last read of this register</p> |
| 2 | FMD Status | RUR/ WC | 0 | <p>Frame Mimic Detection Interrupt Status</p> <p>This Reset-Up-on-Read bit field indicates whether or not the “Frame Mimic Detection” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever the Receive E1 Framer block detects the presence of Frame Mimic bits (i.e., the Payload bits have appeared to mimic the Framing pattern within the incoming E1 data stream).</p> <p>0 = Indicates that the “Frame Mimic Detection” interrupt has not occurred since the last read of this register.</p> <p>1 = Indicates that the “Frame Mimic Detection” interrupt has occurred since the last read of this register.</p> |

TABLE 123: FRAMER INTERRUPT STATUS REGISTER (FISR)

HEX ADDRESS: 0xNB04

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------------------|------------|---------|--|
| 1 | Sync Error Status | RUR/ WC | 0 | CRC-4 Error Interrupt Status. This Reset-Up-on-Read bit field indicates whether or not the "CRC-4 Error" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever the Receive E1 Framer block detects a CRC-4 Error within the incoming E1 sub-multiframe. 0 = Indicates that the "CRC-4 Error" interrupt has not occurred since the last read of this register. 1 = Indicates that the "CRC-4 Error" interrupt has occurred since the last read of this register. |
| 0 | Framing Error Status | RUR/ WC | 0 | Framing Error Interrupt Status This Reset-Up-on-Read bit field indicates whether or not a "Framing Error" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever the Receive E1 Framer block detects one or more Framing Alignment Bit Error within the incoming E1 data stream. 0 = Indicates that the "Framing Error" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Framing Error" interrupt has occurred since the last read of this register. NOTE: This bit doesn't not necessarily indicate that synchronization has been lost. |

TABLE 124: FRAMER INTERRUPT ENABLE REGISTER (FIER)

HEX ADDRESS: 0xNB05

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|---|
| 7 | COMFA ENB | R/W | 0 | Change in CAS Multiframe Alignment Interrupt Enable This bit permits the user to either enable or disable the “Change in CAS Multiframe Alignment” Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. The instant that the Receive E1 Framer block declares the Loss of CAS Multiframe Alignment condition. 2. The instant that the Receive E1 Framer block clears the Loss of CAS Multiframe Alignment condition. 0 – Disables the “Change in CAS Multiframe Alignment” Interrupt. 1 – Enables the “Change in CAS Multiframe Alignment” Interrupt. |
| 6 | NBIT ENB | R/W | 0 | Change in National Bits Interrupt Enable This bit permits the user to either enable or disable the “Change in National Bits” Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects a change in the National Bits (Sa4-Sa8) within the channel. 0 = Disables the Change in National Bits Interrupt 1 - Enables the Change in National Bits Interrupt |
| 5 | SIG ENB | R/W | 0 | Change in CAS Signaling Bits Interrupt Enable This bit permits the user to either enable or disable the “Change in CAS Signaling Bits” Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects a change in the any four signaling bits (A,B,C,D) in any one of the 30 signaling channels. Users can read the signaling change registers (address 0xN10D-0xN110) to determine which signalling channel has changed state. 0 = Disables the Change in Signaling Bits Interrupt 1 - Enables the Change in Signaling Bits Interrupt NOTE: This bit has no meaning when Channel Associated Signaling is disabled. |
| 4 | COFA ENB | R/W | 0 | Change of FAS Framing Alignment (COFA) Interrupt Enable This bit permits the user to either enable or disable the “Change in FAS Framing Alignment (COFA)” Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects a Change of FAS Framing Alignment Signal (e.g., the FAS bits have appeared to move to a different location within the incoming E1 data stream). 0 – Disables the “Change of FAS Framing Alignment (COFA)” Interrupt. 1 – Enables the “Change of FAS Framing Alignment (COFA)” Interrupt. |

TABLE 124: FRAMER INTERRUPT ENABLE REGISTER (FIER)

HEX ADDRESS: 0xNB05

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 3 | OOF_ENB | R/W | 0 | Change in Out of Frame Defect Condition interrupt enable This bit permits the user to either enable or disable the “Change in Out of Frame Defect Condition” Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. The instant that the Receive E1 Framer block declares the Out of Frame defect condition. 2. The instant that the Receive E1 Framer block clears the Out of Frame defect condition. 0 – Disables the “Change in Out of Frame Defect Condition” Interrupt. 1 – Enables the “Change in Out of Frame Defect Condition” Interrupt. |
| 2 | FMD_ENB | R/W | 0 | Frame Mimic Detection Interrupt Enable This bit permits the user to either enable or disable the “Frame Mimic Detection” Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects the presence of Frame mimic bits (i.e., the payload bits have appeared to mimic the framing bit pattern within the incoming E1 data stream). 0 – Disables the “Frame Mimic Detection” Interrupt. 1 – Enables the “Frame Mimic Detection” Interrupt. |
| 1 | SE_ENB | R/W | 0 | Synchronization Bit (CRC-4) Error Interrupt Enable This bit permits the user to either enable or disable the “CRC-4 Error Detection” Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects a CRC-4 error within the incoming E1 sub-multiframe. 0 – disable the “CRC-4 Error Detection” Interrupt. 1 – enable the “CRC-4 Error Detection” Interrupt. |
| 0 | FE_ENB | R/W | 0 | Framing Bit Error Interrupt Enable This bit permits the user to either enable or disable the “Framing Alignment Bit Error Detection” Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects one or more Framing Alignment Bit error within the incoming E1 data stream. 0 – disable the “Framing Alignment Bit Error Detection” Interrupt. 1 – enable the “Framing Alignment Bit Error Detection” Interrupt. NOTE: Detecting Framing Alignment Bit Error doesn't not necessarily indicate that synchronization has been lost. |

TABLE 125: DATA LINK STATUS REGISTER 1 (DLSR1)

HEX ADDRESS: 0xNB06

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------------|---------|---|
| 7 | MSG TYPE | RO | 0 | HDLC1 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 1 Controller. Two types of data link messages are supported within the XRT86VX38A device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received |
| 6 | TxSOT | RUR/ WC | 0 | Transmit HDLC1 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Up-on-Read bit indicates whether or not the "Transmit HDLC1 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC1 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register. |
| 5 | RxSOT | RUR/ WC | 0 | Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt Status This Reset-Up-on-Read bit indicates whether or not the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt when it has started to receive a data link message. 0 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register |
| 4 | TxEOT | RUR/ WC | 0 | Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Up-on-Read bit indicates whether or not the Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC1 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register |

TABLE 125: DATA LINK STATUS REGISTER 1 (DLSR1)

HEX ADDRESS: 0xNB06

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------------|---------|--|
| 3 | RxEOT | RUR/ WC | 0 | Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC1 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register |
| 2 | FCS Error | RUR/ WC | 0 | FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register 1 = FCS Error interrupt has occurred since the last read of this register |
| 1 | Rx ABORT | RUR/ WC | 0 | Receipt of Abort Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC1 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register |
| 0 | RxIDLE | RUR/ WC | 0 | Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC1 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register. |

TABLE 126: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)

HEX ADDRESS: 0xNB07

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|--|
| 7 | Reserved | - | - | Reserved |
| 6 | TxSOT ENB | R/W | 0 | Transmit HDLC1 Controller Start of Transmission (TxSOT) Interrupt Enable This bit enables or disables the "Transmit HDLC1 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC1 Controller will generate an interrupt when it has started to transmit a data link message. 0 = Disables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt. 1 = Enables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt. |
| 5 | RxSOT ENB | R/W | 0 | Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC1 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt. |
| 4 | TxEOT ENB | R/W | 0 | Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt Enable This bit enables or disables the "Transmit HDLC1 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC1 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt. |
| 3 | RxEOT ENB | R/W | 0 | Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC1 Controller End of Reception (RxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has finished receiving a complete data link message. 0 = Disables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt. |

TABLE 126: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)

HEX ADDRESS: 0xNB07

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------|------|---------|--|
| 2 | FCS ERR ENB | R/W | 0 | FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt. |
| 1 | RxABORT ENB | R/W | 0 | Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt. |
| 0 | RxIDLE ENB | R/W | 0 | Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt. |

TABLE 127: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

HEX ADDRESS: 0xNB08

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------------|---------|--|
| 7 | TxSB_FULL | RUR/ WC | 0 | <p>Transmit Slip buffer Full Interrupt Status</p> <p>This Reset-Up-On-Read bit indicates whether or not the Transmit Slip Buffer Full interrupt has occurred since the last read of this register. The transmit Slip Buffer Full interrupt is declared when the transmit slip buffer is filled. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'.</p> <p>0 = Indicates that the Transmit Slip Buffer Full interrupt has not occurred since the last read of this register.</p> <p>1 = Indicates that the Transmit Slip Buffer Full interrupt has occurred since the last read of this register.</p> |
| 6 | TxSB_EMPT | RUR/ WC | 0 | <p>Transmit Slip buffer Empty Interrupt Status</p> <p>This Reset-Up-On-Read bit indicates whether or not the Transmit Slip Buffer Empty interrupt has occurred since the last read of this register. The transmit Slip Buffer Empty interrupt is declared when the transmit slip buffer is emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'.</p> <p>0 = Indicates that the Transmit Slip Buffer Empty interrupt has not occurred since the last read of this register.</p> <p>1 = Indicates that the Transmit Slip Buffer Empty interrupt has occurred since the last read of this register.</p> |
| 5 | TxSB_SLIP | RUR/ WC | 0 | <p>Transmit Slip Buffer Slips Interrupt Status</p> <p>This Reset-Up-On-Read bit indicates whether or not the Transmit Slip Buffer Slips interrupt has occurred since the last read of this register. The transmit Slip Buffer Slips interrupt is declared when the transmit slip buffer is either filled or emptied. This interrupt bit will be set to '1' in either one of these two conditions:</p> <ol style="list-style-type: none"> 1. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. <p>0 = Indicates that the Transmit Slip Buffer Slips interrupt has not occurred since the last read of this register.</p> <p>1 = Indicates that the Transmit Slip Buffer Slips interrupt has occurred since the last read of this register.</p> <p>NOTE: Users still need to read the Transmit Slip Buffer Empty Interrupt (bit 6 of this register) or the Transmit Slip Buffer Full Interrupts (bit 7 of this register) to determine whether transmit slip buffer empties or fills.</p> |

TABLE 127: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

HEX ADDRESS: 0xNB08

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------------|---------|--|
| 4 | CAS SYNC | RO | 0 | <p>CAS Multiframe Alignment is in SYNC</p> <p>This READ ONLY bit field indicates whether or not the E1 Receive Framer Block is declaring CAS Multiframe Alignment LOCK status.</p> <p>The E1 Receive Framer Block will declare the CAS Multiframe Alignment LOCK status according to the CAS Multiframe Alignment Algorithm as described in the Framing Select Register (FSR - address 0xN107).</p> <p>The E1 Receive Framer Block will declare the CAS Multiframe Alignment LOSS OF LOCK status when CASC number of consecutive CAS Multiframe Alignment Signals have been received in error, where CASC sets the Loss of CAS Multiframe Alignment Criteria, as described in the Framing Control Register (FCR - address 0xN10B).</p> <p>0 = Indicates that the E1 Receive Framer Block is currently declaring CAS Multiframe LOSS OF LOCK status</p> <p>1 = Indicates that the E1 Receive Framer Block is currently declaring CAS Multiframe LOCK status</p> <p>NOTE: In E1 mode, this bit has no meaning if Channel Associated Signaling is disabled.</p> |
| 3 | CRCMLOCK | RO | 0 | <p>CRC Multiframe is in SYNC</p> <p>This READ ONLY bit field indicates whether or not the E1 Receive Framer Block is declaring the E1 CRC Multiframe Alignment LOCK status.</p> <p>The E1 Receive Framer declares the CRC Multiframe Alignment LOCK status according to the CRC Multiframe Alignment Declaration Criteria which can be selected in the Framing Select Register (FSR - address 0xN107)</p> <p>The E1 Receive Framer declares the CRC Multiframe Alignment LOSS OF LOCK status according to the Loss CRC Multiframe Alignment Criteria selected in the Framing Control Register (FCR - address 0xN10B)</p> <p>0 = Indicates that the E1 Receive Framer is currently declaring E1 CRC Multiframe Alignment LOSS OF LOCK status</p> <p>0 = Indicates that the E1 Receive Framer is currently declaring E1 Multiframe Alignment LOCK status</p> <p>NOTE: In E1 mode, this bit has no meaning if CRC Multiframe Alignment is disabled.</p> |
| 2 | RxSB_FULL | RUR/ WC | 0 | <p>Receive Slip buffer Full Interrupt Status</p> <p>This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Full interrupt has occurred since the last read of this register. The Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'.</p> <p>0 = Indicates that the Receive Slip Buffer Full interrupt has not occurred since the last read of this register.</p> <p>1 = Indicates that the Receive Slip Buffer Full interrupt has occurred since the last read of this register.</p> |

TABLE 127: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

HEX ADDRESS: 0xNB08

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------------|---------|---|
| 1 | RxSB_EMPT | RUR/ WC | 0 | <p>Receive Slip buffer Empty Interrupt Status</p> <p>This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Empty interrupt has occurred since the last read of this register. The Receive Slip Buffer Empty interrupt is declared when the receive slip buffer is emptied. If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'.</p> <p>0 = Indicates that the Receive Slip Buffer Empty interrupt has not occurred since the last read of this register.</p> <p>1 = Indicates that the Receive Slip Buffer Empty interrupt has occurred since the last read of this register.</p> |
| 0 | RxSB_SLIP | RUR/ WC | 0 | <p>Receive Slip Buffer Slips Interrupt Status</p> <p>This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Slips interrupt has occurred since the last read of this register. The Receive Slip Buffer Slips interrupt is declared when the receive slip buffer is either filled or emptied. This interrupt bit will be set to '1' in either one of these two conditions:</p> <ol style="list-style-type: none"> 1. If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. <p>0 = Indicates that the Receive Slip Buffer Slips interrupt has not occurred since the last read of this register.</p> <p>1 = Indicates that the Receive Slip Buffer Slips interrupt has occurred since the last read of this register.</p> <p>NOTE: Users still need to read the Receive Slip Buffer Empty Interrupt (bit 1 of this register) or the Receive Slip Buffer Full Interrupts (bit 2 of this register) to determine whether transmit slip buffer empties or fills.</p> |

TABLE 128: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)

HEX ADDRESS: 0xNB09

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|---|
| 7 | TxFULL_ENB | R/W | 0 | Transmit Slip Buffer Full Interrupt Enable This bit enables or disables the Transmit Slip Buffer Full interrupt within the XRT86VX38A device. Once this interrupt is enabled, the transmit Slip Buffer Full interrupt is declared when the transmit slip buffer is filled. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to '1'. 0 = Disables the Transmit Slip Buffer Full interrupt when the Transmit Slip Buffer fills 1 - Enables the Transmit Slip Buffer Full interrupt when the Transmit Slip Buffer fills. |
| 6 | TxEMPT_ENB | R/W | 0 | Transmit Slip Buffer Empty Interrupt Enable This bit enables or disables the Transmit Slip Buffer Empty interrupt within the XRT86VX38A device. Once this interrupt is enabled, the transmit Slip Buffer Empty interrupt is declared when the transmit slip buffer is emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. 0 = Disables the Transmit Slip Buffer Empty interrupt when the Transmit Slip Buffer empties 1 - Enables the Transmit Slip Buffer Empty interrupt when the Transmit Slip Buffer empties. |
| 5 | TxSLIP_ENB | R/W | 0 | Transmit Slip Buffer Slips Interrupt Enable This bit enables or disables the Transmit Slip Buffer Slips interrupt within the XRT86VX38A device. Once this interrupt is enabled, the transmit Slip Buffer Slips interrupt is declared when either the transmit slip buffer is filled or emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. The interrupt status bit will be set to '1' in either one of these two conditions: <ol style="list-style-type: none"> 1. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Disables the Transmit Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills 1 - Enables the Transmit Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills. |
| 4-3 | Reserved | - | - | Reserved |

TABLE 128: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)

HEX ADDRESS: 0xNB09

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|---|
| 2 | RxFULL_ENB | R/W | 0 | Receive Slip Buffer Full Interrupt Enable This bit enables or disables the Receive Slip Buffer Full interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the Receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to '1'. 0 = Disables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills 1 - Enables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills. |
| 1 | RxEMPT_ENB | R/W | 0 | Receive Slip buffer Empty Interrupt Enable This bit enables or disables the Receives Slip Buffer Empty interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive Slip Buffer Empty interrupt is declared when the Receive slip buffer is emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. 0 = Disables the Receive Slip Buffer Empty interrupt when the Transmit Slip Buffer empties 1 - Enables the Receive Slip Buffer Empty interrupt when the Transmit Slip Buffer empties. |
| 0 | RxSLIP_ENB | R/W | 0 | Receive Slip buffer Slips Interrupt Enable This bit enables or disables the Receive Slip Buffer Slips interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive Slip Buffer Slips interrupt is declared when either the Receive slip buffer is filled or emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. The interrupt status bit will be set to '1' in either one of these two conditions: <ol style="list-style-type: none"> 1. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the Receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Disables the Receive Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills 1 - Enables the Receive Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills. |

TABLE 129: RECEIVE LOOPBACK CODE INTERRUPT AND STATUS REGISTER (RLCISR) HEX ADDRESS: 0xNB0A

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|--------|---------|--|
| 7 | AUXPSTAT | RO | 0 | AUXP state This READ ONLY bit indicates whether or not the Receive E1 Framer Block is currently detecting Auxiliary (101010....) pattern. 0 = Indicates that the Receive E1 Framer Block is NOT currently detecting the Auxiliary (101010....)Pattern. 1 = Indicates that the Receive E1 Framer Block is currently detecting the Auxiliary (101010....)Pattern. |
| 6 | AUXPINT | RUR/WC | 0 | Change in Auxiliary Pattern interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Auxiliary Pattern" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Auxiliary Pattern. 2. Whenever the Receive E1 Framer block no longer detects the Auxiliary Pattern 0 = Indicates that the "Change in Auxiliary Pattern" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Auxiliary Pattern" interrupt has occurred since the last read of this register |
| 5 | NONCRCSTAT | RO | 0 | CRC-4-to-non-CRC-4 interworking state This READ ONLY bit indicates the status of CRC-4 interworking status when Annex B is enabled. (MODENB bit in register 0xN107) When Annex B is enabled, G.706 Annex B CRC-4 multiframe alignment algorithm is implemented. If CRC-4 alignment is enabled and not achieved in 400msec while the basic frame alignment signal is present, it is assumed that the remote end is a non CRC-4 equipment. Then, a CRC-to-Non-CRC interworking interrupt status will be generated. 0 = Indicates CRC-4 to non-CRC-4 interworking is NOT established. 1 = Indicates CRC-4 to non-CRC-4 interworking is established. |

TABLE 129: RECEIVE LOOPBACK CODE INTERRUPT AND STATUS REGISTER (RLCISR) HEX ADDRESS: 0xNB0A

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|--------|---------|--|
| 4 | NONCRCINT | RUR/WC | 0 | Change of CRC-4-to-non-CRC-4 interworking interrupt Status - This Reset-Up-on-Read bit field indicates whether or not the "Change in CRC-4 to Non-CRC-4 interworking" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the CRC-4 to non-CRC-4 interworking condition. 2. Whenever the Receive E1 Framer block detects the non-CRC-4 to CRC-4 interworking condition. 0 = Indicates that the "Change in CRC-4 to non-CRC-4 interworking" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in CRC-4 to non-CRC-4 interworking" interrupt has occurred since the last read of this register |
| 3-0 | | | | For T1 mode only |

TABLE 130: RECEIVE LOOPBACK CODE INTERRUPT ENABLE REGISTER (RLCIER) HEX ADDRESS: 0xNB0B

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|------------|------|---------|--|
| 6 | AUXPINTENB | R/W | 0 | Change in Auxiliary Pattern interrupt enable This READ WRITE bit field enables or disables the "Change in Auxiliary Pattern" interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Auxiliary Pattern. 2. Whenever the Receive E1 Framer block no longer detects the Auxiliary Pattern 0 = Disables the "Change in Auxiliary Pattern" interrupt within the E1 Receive Framer. 1 - Enables the "Change in Auxiliary Pattern" interrupt within the E1 Receive Framer. |
| 5 | Reserved | - | - | Reserved |
| 4 | NONCRCENB | R/W | 0 | Change of CRC-4-to-non-CRC-4 interworking interrupt Enable This bit enables or disables the "Change in CRC-4 to Non-CRC-4 interworking" interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the CRC-4 to non-CRC-4 interworking condition. 2. Whenever the Receive E1 Framer block detects the non-CRC-4 to CRC-4 interworking condition. 0 = Disables the "Change in CRC-4 to non-CRC-4 interworking" interrupt within the E1 Receive Framer. 1 - Enables the "Change in CRC-4 to non-CRC-4 interworking" interrupt within the E1 Receive Framer. |

TABLE 130: RECEIVE LOOPBACK CODE INTERRUPT ENABLE REGISTER (RLCIER)

HEX ADDRESS: 0xNB0B

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|-----------------------|
| 3-2 | Reserved | - | - | Reserved |
| 1-0 | Reserved | | | For T1 mode only |

TABLE 131: RECEIVE SA INTERRUPT STATUS REGISTER (RSAISR)

HEX ADDRESS: 0xNB0C

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------------|---------|---|
| 7 | SA6_1111 | RUR/ WC | 0 | Change in Debounced Sa6 = 1111 Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=1111" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1111 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1111 pattern. 0 = Indicates that the "Change in Debounced Sa6=1111" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=1111" interrupt has occurred since the last read of this register |
| 6 | SA6_1110 | RUR/ WC | 0 | Change in Debounced Sa6 = 1110 Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=1110" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1110 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1110 pattern. 0 = Indicates that the "Change in Debounced Sa6=1110" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=1110" interrupt has occurred since the last read of this register |

TABLE 131: RECEIVE SA INTERRUPT STATUS REGISTER (RSAISR)

HEX ADDRESS: 0XNB0C

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------------|---------|--|
| 5 | SA6_1100 | RUR/ WC | 0 | <p>Change in Debounced Sa6 = 1100 Interrupt Status</p> <p>This Reset-Upon-Read bit field indicates whether or not the “Change in Debounced Sa6=1100” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1100 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1100 pattern. <p>0 = Indicates that the “Change in Debounced Sa6=1100” interrupt has not occurred since the last read of this register 1 = Indicates that the “Change in Debounced Sa6=1100” interrupt has occurred since the last read of this register</p> |
| 4 | SA6_1010 | RUR/ WC | 0 | <p>Change in Debounced Sa6 = 1010 Interrupt Status</p> <p>This Reset-Upon-Read bit field indicates whether or not the “Change in Debounced Sa6=1010” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1010 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1010 pattern. <p>0 = Indicates that the “Change in Debounced Sa6=1010” interrupt has not occurred since the last read of this register 1 = Indicates that the “Change in Debounced Sa6=1010” interrupt has occurred since the last read of this register</p> |
| 3 | SA6_1000 | RUR/ WC | 0 | <p>Change in Debounced Sa6 = 1000 Interrupt Status</p> <p>This Reset-Upon-Read bit field indicates whether or not the “Change in Debounced Sa6=1000” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1000 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1000 pattern. <p>0 = Indicates that the “Change in Debounced Sa6=1000” interrupt has not occurred since the last read of this register 1 = Indicates that the “Change in Debounced Sa6=1000” interrupt has occurred since the last read of this register</p> |

TABLE 131: RECEIVE SA INTERRUPT STATUS REGISTER (RSAISR)

HEX ADDRESS: 0xNB0C

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------------|---------|---|
| 2 | SA6_001x | RUR/ WC | 0 | Change in Debounced Sa6 = 001x Interrupt Status This Reset-Up-on-Read bit field indicates whether or not the "Change in Debounced Sa6=001x" interrupt has occurred since the last read of this register, where x is don't care. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 001x pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 001x pattern. 0 = Indicates that the "Change in Debounced Sa6=001x" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=001x" interrupt has occurred since the last read of this register |
| 1 | SA6_other | RUR/ WC | 0 | Debounced Sa6 = other Combination Interrupt Status This Reset-Up-on-Read bit field indicates whether or not the "Change in Debounced Sa6=other combination" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt when it detects the Debounced Sa 6 equals to any other combinations. 0 = Indicates that the "Debounced Sa6 = other combination" interrupt has not occurred since the last read of this register 1 = Indicates that the "Debounced Sa6 = other combination" interrupt has occurred since the last read of this register |
| 0 | SA6_0000 | RUR/ WC | 0 | Change in Debounced Sa6 = 0000 Interrupt Status This Reset-Up-on-Read bit field indicates whether or not the "Change in Debounced Sa6=0000" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 0000 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 0000 pattern. 0 = Indicates that the "Change in Debounced Sa6=0000" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=0000" interrupt has occurred since the last read of this register |

TABLE 132: RECEIVE SA INTERRUPT ENABLE REGISTER (RSAIER)

HEX ADDRESS: 0xNB0D

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------|------|---------|--|
| 7 | SA6_1111_ENB | R/W | 0 | <p>Change in Debounced Sa6 = 1111 Interrupt Enable</p> <p>This bit enables or disables the “Change in Debounced Sa6=1111” interrupt within the E1 Receive Framer.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1111 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1111 pattern. <p>0 = Disables the “Change in Debounced Sa6=1111” interrupt within the Receive E1 Framer Block</p> <p>1 - Enables the “Change in Debounced Sa6=1111” interrupt within the Receive E1 Framer Block</p> |
| 6 | SA6_1110_ENB | R/W | 0 | <p>Change in Debounced Sa6 = 1110 Interrupt Enable</p> <p>This bit enables or disables the “Change in Debounced Sa6=1110” interrupt within the E1 Receive Framer.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1110 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1110 pattern. <p>0 = Disables the “Change in Debounced Sa6=1110” interrupt within the Receive E1 Framer Block</p> <p>1 - Enables the “Change in Debounced Sa6=1110” interrupt within the Receive E1 Framer Block</p> |
| 5 | SA6_1100_ENB | R/W | 0 | <p>Change in Debounced Sa6 = 1100 Interrupt Enable</p> <p>This bit enables or disables the “Change in Debounced Sa6=1100” interrupt within the E1 Receive Framer.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1100 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1100 pattern. <p>0 = Disables the “Change in Debounced Sa6=1100” interrupt within the Receive E1 Framer Block</p> <p>1 - Enables the “Change in Debounced Sa6=1100” interrupt within the Receive E1 Framer Block</p> |

TABLE 132: RECEIVE SA INTERRUPT ENABLE REGISTER (RSAIER)

HEX ADDRESS: 0xNB0D

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------|------|---------|---|
| 4 | SA6_1010_ENB | R/W | 0 | Change in Debounced Sa6 = 1010 Interrupt Enable This bit enables or disables the “Change in Debounced Sa6=1010” interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1010 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1010 pattern. 0 = Disables the “Change in Debounced Sa6=1010” interrupt within the Receive E1 Framer Block 1 - Enables the “Change in Debounced Sa6=1010” interrupt within the Receive E1 Framer Block |
| 3 | SA6_1000_ENB | R/W | 0 | Change in Debounced Sa6 = 1000 Interrupt Enable This bit enables or disables the “Change in Debounced Sa6=1000” interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1000 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1000 pattern. 0 = Disables the “Change in Debounced Sa6=1000” interrupt within the Receive E1 Framer Block 1 - Enables the “Change in Debounced Sa6=1000” interrupt within the Receive E1 Framer Block |
| 2 | SA6_001x_ENB | R/W | 0 | Change in Debounced Sa6 = 001x Interrupt Enable This bit enables or disables the “Change in Debounced Sa6=001x” interrupt within the E1 Receive Framer, where x is don't care. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 001x pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 001x pattern. 0 = Disables the “Change in Debounced Sa6=001x” interrupt within the Receive E1 Framer Block 1 - Enables the “Change in Debounced Sa6=001x” interrupt within the Receive E1 Framer Block |

TABLE 132: RECEIVE SA INTERRUPT ENABLE REGISTER (RSAIER)

HEX ADDRESS: 0xNB0D

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|---------------|------|---------|--|
| 1 | SA6_other_ENB | R/W | 0 | <p>Debounced Sa6 = Other Combination Interrupt enable</p> <p>This bit enables or disables the “Debounced Sa6=other combination” interrupt within the E1 Receive Framer.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt when it detects the debounced Sa6 equals to any other combination.</p> <p>0 = Disables the “Debounced Sa6=other combination” interrupt within the Receive E1 Framer Block</p> <p>1 - Enables the “Debounced Sa6=other combination” interrupt within the Receive E1 Framer Block</p> |
| 0 | SA6_0000_ENB | R/W | 0 | <p>Change in Debounced Sa6 = 0000 Interrupt Enable</p> <p>This bit enables or disables the “Change in Debounced Sa6=0000” interrupt within the E1 Receive Framer.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 0000 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 0000 pattern. <p>0 = Disables the “Change in Debounced Sa6=0000” interrupt within the Receive E1 Framer Block</p> <p>1 - Enables the “Change in Debounced Sa6=0000” interrupt within the Receive E1 Framer Block</p> |

TABLE 133: EXCESSIVE ZERO STATUS REGISTER (EXZSR)

HEX ADDRESS: 0xNB0E

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|---------------|------------|---------|--|
| 5 | SA7_EQ_0_STAT | RO | 0 | Received Sa7 Equals '0' State This READ ONLY bit field indicates whether or not the Receive E1 Framer is currently declaring the "Sa7 Equals 0" status within the incoming E1 National Bits. The "Received Sa7 Equals 0" status will be set to '1' if the received Sa7 is 0 for at least 2 out of 3 times. 0 = Indicates the E1 Receive Framer is currently not declaring the "Received Sa7 Equals 0" status. 1 = Indicates the E1 Receive Framer is currently declaring the "Received Sa7 Equals 0" status. |
| 4-2 | Reserved | - | - | Reserved |
| 1 | SA7_EQ_0_INT | RUR/ WC | 0 | Change in "Sa 7 Equals 0" Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Sa7 Equals 0" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Received Sa7 equals to 0 for at least 2 out of 3 times. 2. Whenever the Receive E1 Framer block no longer detects the Received Sa7 equals to the 0. 0 = Indicates that the "Change in Sa7 Equals 0" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Sa7 Equals 0" interrupt has occurred since the last read of this register |
| 0 | EXZ_STATUS | RUR/ WC | 0 | Change in Excessive Zero Condition Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Excessive Zero Condition" interrupt within the E1 Receive Framer Block has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Excessive Zero Condition. 2. Whenever the Receive E1 Framer block clears the Excessive Zero Condition 0 = Indicates the "Change in Excessive Zero Condition" interrupt has NOT occurred since the last read of this register 1 = Indicates the "Change in Excessive Zero Condition" interrupt has occurred since the last read of this register |

TABLE 134: EXCESSIVE ZERO ENABLE REGISTER (EXZER)

HEX ADDRESS: 0xNB0F

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------|------|---------|---|
| 1 | SA7_EQ_0_ENB | R/W | 0 | <p>Change in “Sa 7 Equals 0” Interrupt Enable</p> <p>This bit enables or disables the “Change in Sa7 Equals 0” interrupt within the Receive E1 Framer.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Received Sa7 equals to 0 for at least 2 out of 3 times. 2. Whenever the Receive E1 Framer block no longer detects the Received Sa7 equals to the 0. <p>0 = Disables the “Change in Sa7 Equals 0” interrupt within the E1 Receive Framer Block. 1 = Enables the “Change in Sa7 Equals 0” interrupt within the E1 Receive Framer Block.</p> |
| 0 | EXZ_ENB | R/W | 0 | <p>Change in Excessive Zero Condition Interrupt Enable</p> <p>This bit enables or disables the “Change in Excessive Zero Condition” interrupt within the E1 Receive Framer.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block detects the Excessive Zero Condition. 2. Whenever the Receive E1 Framer block clears the Excessive Zero Condition <p>0 = Disables the “Change in Excessive Zero Condition” interrupt within the Receive E1 Framer Block 1 - Enables the “Change in Excessive Zero Condition” interrupt within the Receive E1 Framer Block</p> |

TABLE 135: SS7 STATUS REGISTER FOR LAPD1 (SS7SR1) HEX ADDRESS: 0xNB10

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------------|---------|------------------------------|
| 7-6 | Reserved | | 00 | |
| 5 | SS7TxSOT1 | RUR/ WC | | TxSOT for FISU/LSSU |
| 4 | SS7RxSOT1 | RUR/ WC | | RxSOT to be used in SS7 mode |
| 3 | SS7TxEOT1 | RUR/ WC | | TxEOT for FISU/LSSU |
| 2 | SS7RxSOT1 | RUR/ WC | | RxEOT to be used in SS7 mode |

TABLE 135: SS7 STATUS REGISTER FOR LAPD1 (SS7SR1) HEX ADDRESS: 0XNB10

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------------|------------|---------|---|
| 1 | SS7_Fail_INT_STAT1 | RUR/ WC | 0 | <p>SS7 Failure Interrupt Status for SS7 Controllers</p> <p>This bit indicates whether or not, an SS7 failure interrupt occurred since the last read to this register. An SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CrC threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes.</p> <p>0 = SS7 failure interrupt has not occurred since the last reg read 1 = SS7 failure interrupt has occurred since the last reg read.</p> |
| 0 | SS7_INT_STAT1 | RUR/ WC | 0 | <p>SS7 Interrupt Status for HDLC controllers.</p> <p>This reset upon read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register. If the Interrupt is enabled, then the receive E1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length.</p> <p>0= indicates that the "SS7" interrupt has not occurred since the last read of this register. 1 = indicates that the "SS7" interrupt has occurred since the last read of this register.</p> |

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 136: SS7 ENABLE REGISTER FOR LAPD1 (SS7ER1) HEX ADDRESS: 0XNB11

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------------|------|---------|--|
| 7-6 | Reserved | | 00 | |
| 5 | SS7TxSOT1_ENB | R/W | | TxSOT Enable for FISU/LSSU |
| 4 | SS7RxSOT1_ENB | R/W | | RxSOT Enable to be used in SS7 mode |
| 3 | SS7TxEOT1_ENB | R/W | | TxEOT Enable for FISU/LSSU |
| 2 | SS7RxEOT1_ENB | R/W | | RxEOT Enable to be used in SS7 mode |
| 1 | SS7_Fail_INT_ENB1 | R/W | 0 | <p>SS7 Failure Interrupt Enable for SS7 Controller</p> <p>This bit enables the SS7 failure interrupt. A SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CRC error threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes.</p> <p>0 = SS7 failure interrupt is disabled 1 = SS7 failure interrupt is enabled</p> |
| 0 | SS7_INT_ENB1 | R/W | 0 | <p>SS7 Interrupt Enable for HDLC controller.</p> <p>This bit field enables the "SS7" interrupt. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length.</p> <p>0= indicates that the "SS7" interrupt is disabled. 1 = indicates that the "SS7" interrupt enabled and will be generated when the above conditions are met.</p> |

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 137: RxLOS/CRC INTERRUPT STATUS REGISTER (RLCISR)

HEX ADDRESS: 0xNB12

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------|------------|---------|---|
| 4 | AIS16 | RO | 0 | AIS 16 State This bit indicates whether or not the Receive E1 Framer is declaring AIS 16 (Time slot 16 = All Ones Signal) alarm condition. 0 = Indicates the Receive E1 Framer is currently NOT declaring the AIS16 alarm condition. 1 = Indicates the Receive E1 Framer is currently declaring the AIS16 alarm condition. |
| 3 | RxLOSINT | RUR/ WC | 0 | Change in Receive LOS condition Interrupt Status This bit indicates whether or not the “Change in Receive LOS condition” interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block declares the Receive LOS condition. 2. Whenever the Receive E1 Framer block clears the Receive LOS condition. 0 = Indicates that the “Change in Receive LOS Condition” interrupt has not occurred since the last read of this register. 1 = Indicates that the “Change in Receive LOS Condition” interrupt has occurred since the last read of this register. |
| 2 | CRCLOCK_INT | RUR/ WC | 0 | Change in CRC Multiframe Alignment In-Frame Interrupt Status This bit indicates whether or not the E1 Receive Framer block has lost or gained CRC Multiframe Alignment since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block declares CRC Multiframe Alignment LOCK. 2. Whenever the Receive E1 Framer block declares Loss of CRC Multiframe Alignment. 0 = Indicates that the “Change in CRC Multiframe Alignment In-Frame” interrupt has not occurred since the last read of this register. 1 = Indicates that the “Change in CRC Multiframe Alignment In-Frame” interrupt has occurred since the last read of this register. |

TABLE 137: RxLOS/CRC INTERRUPT STATUS REGISTER (RLCISR)

HEX ADDRESS: 0xNB12

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------|------------|---------|--|
| 1 | CASLOCK_INT | RUR/ WC | 0 | <p>Change in CAS Multiframe Alignment In-Frame Interrupt Status</p> <p>This bit indicates whether or not the E1 Receive Framer block has lost or gained CAS Multiframe Alignments since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block declares CAS Multiframe Alignment LOCK. 2. Whenever the Receive E1 Framer block declares Loss of CAS Multiframe Alignment. <p>0 = Indicates that the "Change in CAS Multiframe Alignment In-Frame" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in CAS Multiframe Alignment In-Frame" interrupt has occurred since the last read of this register.</p> |
| 0 | AIS16_INT | RUR/ WC | 0 | <p>Change in AIS16 Alarm Condition Interrupt Status</p> <p>This bit indicates whether or not the "Change in AIS16 Alarm Condition" interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions.</p> <ol style="list-style-type: none"> 1. Whenever the Receive E1 Framer block declares AIS16 (TimeSlot 16 = All Ones) condition. 2. Whenever the Receive E1 Framer block clears AIS16 (TimeSlot 16 = All Ones) condition. <p>0 = Indicates that the "Change in AIS16 Condition" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in AIS16 Condition" interrupt has occurred since the last read of this register.</p> |

TABLE 138: RxLOS/CRC INTERRUPT ENABLE REGISTER (RLCIER)

HEX ADDRESS: 0xNB13

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------|------|---------|---|
| 3 | RxLOS_ENB | R/W | 0 | Change in Receive LOS Condition Interrupt Enable This bit enables the "Change in Receive LOS Condition" interrupt. 0 = Enables "Change in Receive LOS Condition" Interrupt. 1 = Disables "Change in Receive LOS Condition" Interrupt. |
| 2 | CRCLOCK_ENB | R/W | 0 | Change in CRC Multiframe Alignment In-Frame Interrupt Enable This bit enables the "Change in CRC Multiframe Alignment In-Frame" interrupt. 0 = Enables "Change in CRC Multiframe Alignment In-Frame" Interrupt. 1 = Disables "Change in CRC Multiframe Alignment In-Frame" Interrupt. |
| 1 | CASLOCK_ENB | R/W | 0 | Change in CAS Multiframe Alignment In-Frame Interrupt Enable This bit enables the "Change in CAS Multiframe Alignment In-Frame" interrupt. 0 = Enables "Change in CAS Multiframe Alignment In-Frame" Interrupt. 1 = Disables "Change in CAS Multiframe Alignment In-Frame" Interrupt. |
| 0 | AIS16_ENB | R/W | 0 | Change in AIS16 Condition Interrupt Enable This bit enables the "Change in AIS16 (Time Slot 16 = All Ones) Condition" interrupt. 0 = Enables "Change in AIS 16 Condition" Interrupt. 1 = Disables "Change in AIS 16 Condition" Interrupt. |

TABLE 139: DATA LINK STATUS REGISTER 2 (DLSR2)

HEX ADDRESS: 0xNB16

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------------|---------|---|
| 7 | MSG TYPE | RO | 0 | HDLC2 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 2 Controller. Two types of data link messages are supported within the XRT86VX38A device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received |
| 6 | TxSOT | RUR/ WC | 0 | Transmit HDLC2 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Up-on-Read bit indicates whether or not the "Transmit HDLC2 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC2 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC2 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register. |
| 5 | RxSOT | RUR/ WC | 0 | Receive HDLC2 Controller Start of Reception (RxSOT) Interrupt Status This Reset-Up-on-Read bit indicates whether or not the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt when it has started to receive a data link message. 0 = Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register |
| 4 | TxEOT | RUR/ WC | 0 | Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Up-on-Read bit indicates whether or not the Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC2 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register |

TABLE 139: DATA LINK STATUS REGISTER 2 (DLSR2)

HEX ADDRESS: 0xNB16

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------------|---------|--|
| 3 | RxEOT | RUR/ WC | 0 | Receive HDLC2 Controller End of Reception (RxEOt) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC2 Controller End of Reception (RxEOt) Interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC2 Controller End of Reception (RxEOt) interrupt has not occurred since the last read of this register 1 = Receive HDLC2 Controller End of Reception (RxEOt) Interrupt has occurred since the last read of this register |
| 2 | FCS Error | RUR/ WC | 0 | FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register 1 = FCS Error interrupt has occurred since the last read of this register |
| 1 | Rx ABORT | RUR/ WC | 0 | Receipt of Abort Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC2 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register |
| 0 | RxIDLE | RUR/ WC | 0 | Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC2 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOt occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register. |

TABLE 140: DATA LINK INTERRUPT ENABLE REGISTER 2 (DLIER2)

HEX ADDRESS: 0xNB17

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|--|
| 7 | Reserved | - | - | Reserved |
| 6 | TxSOT ENB | R/W | 0 | Transmit HDLC2 Controller Start of Transmission (TxSOT) Interrupt Enable This bit enables or disables the "Transmit HDLC2 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC2 Controller will generate an interrupt when it has started to transmit a data link message. 0 = Disables the Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt. 1 = Enables the Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt. |
| 5 | RxSOT ENB | R/W | 0 | Receive HDLC2 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC2 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt. |
| 4 | TxEOT ENB | R/W | 0 | Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt Enable This bit enables or disables the "Transmit HDLC2 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC2 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt. |
| 3 | RxEOT ENB | R/W | 0 | Receive HDLC2 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC2 Controller End of Reception (RxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has finished receiving a complete data link message. 0 = Disables the Receive HDLC2 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC2 Controller End of Reception (RxEOT) interrupt. |

TABLE 140: DATA LINK INTERRUPT ENABLE REGISTER 2 (DLIER2)

HEX ADDRESS: 0xNB17

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------|------|---------|--|
| 2 | FCS ERR ENB | R/W | 0 | FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt. |
| 1 | RxABORT ENB | R/W | 0 | Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt. |
| 0 | RxDLE ENB | R/W | 0 | Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt. |

TABLE 141: SS7 STATUS REGISTER FOR LAPD2 (SS7SR2) HEX ADDRESS: 0xNB18

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------------|---------|------------------------------|
| 7-6 | Reserved | | 00 | |
| 5 | SS7TxSOT2 | RUR/ WC | | TxSOT for FISU/LSSU |
| 4 | SS7RxSOT2 | RUR/ WC | | RxSOT to be used in SS7 mode |
| 3 | SS7TxEOT2 | RUR/ WC | | TxEOT for FISU/LSSU |
| 2 | SS7RxSOT2 | RUR/ WC | | RxEOT to be used in SS7 mode |

TABLE 141: SS7 STATUS REGISTER FOR LAPD2 (SS7SR2) HEX ADDRESS: 0xNB18

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------------|------------|---------|---|
| 1 | SS7_Fail_INT_STAT2 | RUR/ WC | 0 | <p>SS7 Failure Interrupt Status for SS7 Controllers</p> <p>This bit indicates whether or not, an SS7 failure interrupt occurred since the last read to this register. An SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CrC threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes.</p> <p>0 = SS7 failure interrupt has not occurred since the last reg read 1 = SS7 failure interrupt has occurred since the last reg read.</p> |
| 0 | SS7_INT_STAT2 | RUR/ WC | 0 | <p>SS7 Interrupt Status for HDLC controllers.</p> <p>This reset upon read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length.</p> <p>0= indicates that the "SS7" interrupt has not occurred since the last read of this register. 1 = indicates that the "SS7" interrupt has occurred since the last read of this register.</p> |

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 142: SS7 ENABLE REGISTER FOR LAPD2 (SS7ER2) HEX ADDRESS: 0xNB19

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------------|------|---------|--|
| 7-6 | Reserved | | 00 | |
| 5 | SS7TxSOT2_ENB | R/W | | TxSOT Enable for FISU/LSSU |
| 4 | SS7RxSOT2_ENB | R/W | | RxSOT Enable to be used in SS7 mode |
| 3 | SS7TxEOT2_ENB | R/W | | TxEOT Enable for FISU/LSSU |
| 2 | SS7RxEOT2_ENB | R/W | | RxEOT Enable to be used in SS7 mode |
| 1 | SS7_Fail_INT_ENB2 | R/W | 0 | <p>SS7 Failure Interrupt Enable for SS7 Controller</p> <p>This bit enables the SS7 failure interrupt. A SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CRC error threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes.</p> <p>0 = SS7 failure interrupt is disabled 1 = SS7 failure interrupt is enabled</p> |
| 0 | SS7_INT_ENB2 | R/W | 0 | <p>SS7 Interrupt Enable for HDLC controller.</p> <p>This bit field enables the "SS7" interrupt. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length.</p> <p>0= indicates that the "SS7" interrupt is disabled. 1 = indicates that the "SS7" interrupt enabled and will be generated when the above conditions are met.</p> |

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 143: DATA LINK STATUS REGISTER 3 (DLSR3)

HEX ADDRESS: 0xNB26

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------------|---------|--|
| 7 | MSG TYPE | RUR/ WC | 0 | HDLC3 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 3 Controller. Two types of data link messages are supported within the XRT86VX38A device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received |
| 6 | TxSOT | RUR/ WC | 0 | Transmit HDLC3 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC3 Controller Start of Transmission (TxSOT) Interrupt" has occurred since the last read of this register. Transmit HDLC3 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC3 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register. |
| 5 | RxSOT | RUR/ WC | 0 | Receive HDLC3 Controller Start of Reception (RxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt when it has started to receive a data link message. 0 = Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register |
| 4 | TxEOT | RUR/ WC | 0 | Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC3 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register |

TABLE 143: DATA LINK STATUS REGISTER 3 (DLSR3)

HEX ADDRESS: 0xNB26

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------------|---------|---|
| 3 | RxEOT | RUR/ WC | 0 | Receive HDLC3 Controller End of Reception (RxEOT) Interrupt Status This Reset-Up-on-Read bit indicates whether or not the Receive HDLC3 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC3 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC3 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register |
| 2 | FCS Error | RUR/ WC | 0 | FCS Error Interrupt Status This Reset-Up-on-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register 1 = FCS Error interrupt has occurred since the last read of this register |
| 1 | Rx ABORT | RUR/ WC | 0 | Receipt of Abort Sequence Interrupt Status This Reset-Up-on-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC3 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register |
| 0 | RxIDLE | RUR/ WC | 0 | Receipt of Idle Sequence Interrupt Status This Reset-Up-on-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC3 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register. |

TABLE 144: DATA LINK INTERRUPT ENABLE REGISTER 3 (DLIER3)

HEX ADDRESS: 0xNB27

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|--|
| 7 | Reserved | - | - | Reserved |
| 6 | TxSOT ENB | R/W | 0 | Transmit HDLC3 Controller Start of Transmission (TxSOT) Interrupt Enable This bit enables or disables the "Transmit HDLC3 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC3 Controller will generate an interrupt when it has started to transmit a data link message. 0 = Disables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt. 1 = Enables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt. |
| 5 | RxSOT ENB | R/W | 0 | Receive HDLC3 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC3 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt. |
| 4 | TxEOT ENB | R/W | 0 | Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt Enable This bit enables or disables the "Transmit HDLC3 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC3 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt. |
| 3 | RxEOT ENB | R/W | 0 | Receive HDLC3 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC3 Controller End of Reception (RxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has finished receiving a complete data link message. 0 = Disables the Receive HDLC3 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC3 Controller End of Reception (RxEOT) interrupt. |

TABLE 144: DATA LINK INTERRUPT ENABLE REGISTER 3 (DLIER3)

HEX ADDRESS: 0xNB27

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------|------|---------|--|
| 2 | FCS ERR ENB | R/W | 0 | FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt. |
| 1 | RxABORT ENB | R/W | 0 | Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt. |
| 0 | RxIDLE ENB | R/W | 0 | Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt. |

TABLE 145: SS7 STATUS REGISTER FOR LAPD3 (SS7SR3) HEX ADDRESS: 0xNB28

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------------|---------|------------------------------|
| 7-6 | Reserved | | 00 | |
| 5 | SS7TxSOT3 | RUR/ WC | | TxSOT for FISU/LSSU |
| 4 | SS7RxSOT3 | RUR/ WC | | RxSOT to be used in SS7 mode |
| 3 | SS7TxEO3 | RUR/ WC | | TxEOT for FISU/LSSU |
| 2 | SS7RxEO3 | RUR/ WC | | RxEOT to be used in SS7 mode |

TABLE 145: SS7 STATUS REGISTER FOR LAPD3 (SS7SR3) HEX ADDRESS: 0xNB28

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------------|------------|---------|--|
| 1 | SS7_Fail_INT_STAT3 | RUR/ WC | 0 | <p>SS7 Failure Interrupt Status for SS7 Controllers</p> <p>This bit indicates whether or not, an SS7 failure interrupt occurred since the last read to this register. An SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CrC threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes.</p> <p>0 = SS7 failure interrupt has not occurred since the last reg read 1 = SS7 failure interrupt has occurred since the last reg read.</p> |
| 0 | SS7_INT_STAT3 | RUR/ WC | 0 | <p>SS7 Interrupt Status for HDLC controllers.</p> <p>This reset upon read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register. If the Interrupt is enabled, then the receive T1 Framerbloc will generate an interrupt when the receive LAPD message is more than 276 bytes in length.</p> <p>0= indicates that the "SS7" interrupt has not occurred since the last read of this register. 1 = indicates that the "SS7" interrupt has occurred since the last read of this register.</p> |

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 146: SS7 ENABLE REGISTER FOR LAPD3 (SS7ER3) HEX ADDRESS: 0xNB29

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------------|------|---------|---|
| 7-6 | Reserved | | 00 | |
| 5 | SS7TxSOT3_ENB | R/W | | TxSOT Enable for FISU/LSSU |
| 4 | SS7RxSOT3_ENB | R/W | | RxSOT Enable to be used in SS7 mode |
| 3 | SS7TxEOT3_ENB | R/W | | TxEOT Enable for FISU/LSSU |
| 2 | SS7RxEOT3_ENB | R/W | | RxEOT Enable to be used in SS7 mode |
| 1 | SS7_Fail_INT_ENB3 | R/W | 0 | <p>SS7 Failure Interrupt Enable for SS7 Controller</p> <p>This bit enables the SS7 failure interrupt. A SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CRC error threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes.</p> <p>0 = SS7 failure interrupt is disabled 1 = SS7 failure interrupt is enabled</p> |
| 0 | SS7_INT_ENB3 | R/W | 0 | <p>SS7 Interrupt Enable for HDLC controller.</p> <p>This bit field enables the "SS7" interrupt. If the Interrupt is enabled, then the receive T1 Framerbloc will generate an interrupt when the receive LAPD message is more than 276 bytes in length.</p> <p>0= indicates that the "SS7" interrupt is disabled. 1 = indicates that the "SS7" interrupt enabled and will be generated when the above conditions are met.</p> |

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 147: E1 BOC INTERRUPT STATUS REGISTER (BOCISR 0xNB70H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|--------|--------|----------|------|-------|-------|--------|------|
| RMTCH3 | RMTCH2 | Reserved | | RSSMF | TSSME | RMTCH1 | RBOC |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

BIT 7 - Receive SSM Match 3 Event

This bit is set when the receive SSM message is equal to the RSSM Match 3 message, and filter validation has occurred.

- } 0 - No Match
- } 1 - Match 3

BIT 6 - Receive SSM Match 2 Event

This bit is set when the receive SSM message is equal to the RSSM Match 2 message, and filter validation has occurred.

- } 0 - No Match
- } 1 - Match 2

BITS [5:4] - Reserved**BIT 3 - RSSM Register Full Event (Receive Start of Transfer)**

This bit is set when the RSSM register is full. This register is not gated by the filter. It is set any time a valid BOC message has been received.

- } 0 - Not Full
- } 1 - Full

BIT 2 - TSSM Register Empty Event (Transmit End of Transfer)

This bit is set when the TSSM register has been emptied according to amount of repetitions programmed into the TxBYTE count register 0xn178h. This alarm is meant to be an indicator of a complete BOC transmission for system alert or to initiate a response for future processing.

- } 0 - Not Emptied
- } 1 - Emptied

BIT 1 - Receive SSM Match 1 Event

This bit is set when the receive SSM message is equal to the RSSM Match 1 message, and filter validation has occurred.

- } 0 - No Match
- } 1 - Match 1

BIT 0 - Receive BOC Detector Change of Status

This bit is set to 1 any time a change has occurred with the RSSM message. This alarm will NOT be set unless the filter setting has been satisfied.

- } 0 - No Change
- } 1 - Change of Status

TABLE 148: E1 BOC INTERRUPT ENABLE REGISTER (BOCIER 0xNB71H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|--------|--------|----------|------|-------|-------|--------|------|
| RMTCH3 | RMTCH2 | Reserved | | RSSMF | TSSME | RMTCH1 | RBOC |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

BIT 7 - Receive SSM Match 3 Event

This bit is used to enable the RSSM Match 3 message Interrupt.

- } 0 - Disabled
- } 1 - Interrupt Enabled

BIT 6 - Receive SSM Match 2 Event

This bit is used to enable the RSSM Match 2 message Interrupt.

- } 0 - Disabled
- } 1 - Interrupt Enabled

BITS [5:4] - Reserved
BIT 3 - RSSM Register Full Event

This bit is used to enable the RSSM Full Interrupt.

- } 0 - Disabled
- } 1 - Interrupt Enabled

BIT 2 - TSSM Register Empty Event

This bit is used to enable the TSSM Empty Interrupt.

- } 0 - Disabled
- } 1 - Interrupt Enabled

BIT 1 - Receive SSM Match 1 Event

This bit is used to enable the RSSM Match 1 message Interrupt.

- } 0 - Disabled
- } 1 - Interrupt Enabled

BIT 0 - Receive BOC Detector Change of Status

This bit is used to enable the BOC detector change of status Interrupt.

- } 0 - Disabled
- } 1 - Interrupt Enabled

TABLE 149: E1 BOC UNSTABLE INTERRUPT STATUS REGISTER (BOCUIR 0xNB74H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|----------|----------|----------|------|------|------|------|------|
| Reserved | Unstable | Reserved | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

BIT 7 - Reserved**BIT 6 - Unstable SSM Message Interrupt Status**

This bit will be set to '1' anytime the receive SSM message has changed from its previous value, IF the SSM message was valid. Therefore, this interrupt is only active once the BOC has received a valid SSM message. This register is Reset Upon Read.

} 0 - No Change in SSM

} 1 - Change in SSM

BITS [5:0] - Reserved

TABLE 150: E1 BOC UNSTABLE INTERRUPT ENABLE REGISTER (BOCUIER 0xNB75H)

| BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
|----------|----------|----------|------|------|------|------|------|
| Reserved | Unstable | Reserved | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

BIT 7 - Reserved
BIT 6 - Unstable SSM Message Interrupt Enable

This bit is used to enable the Unstable SSM message Interrupt. Unstable is defined as anytime the receive SSM message has changed from its previous value, IF the SSM message was valid. Therefore, this interrupt is only active once the BOC has received a valid SSM message.

} 0 - Disabled

} 1 - Interrupt Enabled

BITS [5:0] - Reserved

2.0 LINE INTERFACE UNIT (LIU SECTION) REGISTERS

TABLE 151: LIU CHANNEL CONTROL REGISTER 0 (LIUCCR0)

HEX ADDRESS: 0x0FN0



| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------------------|------|---------|--|
| 7 | QRSS_n/ PRBS_n | R/W | 0 | QRSS/PRBS Select Bits These bits are used to select between QRSS and PRBS. 0 = PRBS_n ($2^{15} - 1$) 1 = QRSS_n ($2^{20} - 1$) |
| 6 | PRBS_Rx_n/ PRBS_Tx_n | R/W | 0 | PRBS Receive/Transmit Select: This bit is used to select where the output of the PRBS Generator is directed if PRBS generation is enabled. 0 = Normal Operation - PRBS generator is output on TTIP and TRING if PRBS generation is enabled. 1 = PRBS Generator is output on RPOS and RCLK. <div style="text-align: center;"> <p>Bit 6 = "0"</p>  <p>Bit 6 = "1"</p>  </div> |
| 5 | RXON_n | R/W | 0 | Receiver ON: This bit permits the user to either turn on or turn off the Receive Section of XRT86VX38A. If the user turns on the Receive Section, then XRT86VX38A will begin to receive the incoming data-stream via the RTIP and RRING input pins. Conversely, if the user turns off the Receive Section, then the entire Receive Section except the MCLKIN Phase Locked Loop (PLL) will be powered down. 0 = Shuts off the Receive Section of XRT86VX38A. 1 = Turns on the Receive Section of XRT86VX38A. |

TABLE 151: LIU CHANNEL CONTROL REGISTER 0 (LIUCCR0)

HEX ADDRESS: 0x0FN0

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 4-0 | EQC[4:0] | R/W | 00000 | <p>Equalizer Control [4:0]:</p> <p>These bits are used to control the transmit pulse shaping, transmit line build-out (LBO) and receive sensitivity level.</p> <p>The Transmit Pulse Shape can be controlled by adjusting the Transmit Line Build-Out Settings for different cable length in E1 mode. Transmit pulse shape can also be controlled by using the Arbitrary mode, where users can specify the amplitude of the pulse shape by using the 8 Arbitrary Pulse Segments provided in the LIU registers (0xNf08-0xNf0F), where n is the channel number.</p> <p>The XRT86VX38A device supports both long haul and short haul applications which can also be selected using the EQC[4:0] bits. Table 152 presents the corresponding Transmit Line Build Out and Receive Sensitivity settings using different combinations of these five EQC[4:0] bits.</p> |

TABLE 152: EQUALIZER CONTROL AND TRANSMIT LINE BUILD OUT

| EQC[4:0] | T1 MODE/RECEIVE SENSITIVITY | TRANSMIT LBO | CABLE |
|----------|-----------------------------|-------------------------|----------|
| 0x00h | T1 Long Haul/36dB | 0dB | 100Ω TP |
| 0x01h | T1 Long Haul/36dB | -7.5dB | 100Ω TP |
| 0x02h | T1 Long Haul/36dB | -15dB | 100Ω TP |
| 0x03h | T1 Long Haul/36dB | -22.5dB | 100Ω TP |
| 0x04h | T1 Long Haul/45dB | 0dB | 100Ω TP |
| 0x05h | T1 Long Haul/45dB | -7.5dB | 100Ω TP |
| 0x06h | T1 Long Haul/45dB | -15dB | 100Ω TP |
| 0x07h | T1 Long Haul/45dB | -22.5dB | 100Ω TP |
| 0x08h | T1 Short Haul/15dB | 0 to 133 feet (0.6dB) | 100Ω TP |
| 0x09h | T1 Short Haul/15dB | 133 to 266 feet (1.2dB) | 100Ω TP |
| 0x0Ah | T1 Short Haul/15dB | 266 to 399 feet (1.8dB) | 100Ω TP |
| 0x0Bh | T1 Short Haul/15dB | 399 to 533 feet (2.4dB) | 100Ω TP |
| 0x0Ch | T1 Short Haul/15dB | 533 to 655 feet (3.0dB) | 100Ω TP |
| 0x0Dh | T1 Short Haul/15dB | Arbitrary Pulse | 100Ω TP |
| 0x0h | T1 Gain Mode/29dB | 0 to 133 feet (0.6dB) | 100Ω TP |
| 0x0Fh | T1 Gain Mode/29dB | 133 to 266 feet (1.2dB) | 100Ω TP |
| 0x10h | T1 Gain Mode/29dB | 266 to 399 feet (1.8dB) | 100Ω TP |
| 0x11h | T1 Gain Mode/29dB | 399 to 533 feet (2.4dB) | 100Ω TP |
| 0x12h | T1 Gain Mode/29dB | 533 to 655 feet (3.0dB) | 100Ω TP |
| 0x13h | T1 Gain Mode/29dB | Arbitrary Pulse | 100Ω TP |
| 0x14h | T1 Gain Mode/29dB | 0dB | 100Ω TP |
| 0x15h | T1 Gain Mode/29dB | -7.5dB | 100Ω TP |
| 0x16h | T1 Gain Mode/29dB | -15dB | 100Ω TP |
| 0x17h | T1 Gain Mode/29dB | -22.5dB | 100Ω TP |
| 0x18h | E1 Long Haul/36dB | ITU G.703 | 75Ω Coax |
| 0x19h | E1 Long Haul/36dB | ITU G.703 | 120Ω TP |
| 0x1Ah | E1 Long Haul/45dB | ITU G.703 | 75Ω Coax |
| 0x1Bh | E1 Long Haul/45dB | ITU G.703 | 120Ω TP |
| 0x1Ch | E1 Short Haul/15dB | ITU G.703 | 75Ω Coax |
| 0x1Dh | E1 Short Haul/15dB | ITU G.703 | 120Ω TP |
| 0x1Eh | E1 Gain Mode/29dB | ITU G.703 | 75Ω Coax |
| 0x1Fh | E1 Gain Mode/29dB | ITU G.703 | 120Ω TP |

TABLE 153: LIU CHANNEL CONTROL REGISTER 1 (LIUCCR1)

HEX ADDRESS: 0x0FN1

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | | | | |
|---------|------------------|---|---------|--|---------|----------------|---|------------------|---|----------|---|---|------|---|---|-----|---|---|------|
| 7 | RXTSEL_n | R/W | 0 | Receiver Termination Select: Upon power up, the receivers are in “High” impedance. The receive termination can be selected by setting this bit according to the following table: <table><tr><th>RXTSEL</th><th>RX Termination</th></tr><tr><td>0</td><td>"High" Impedance</td></tr><tr><td>1</td><td>Internal</td></tr></table> | RXTSEL | RX Termination | 0 | "High" Impedance | 1 | Internal | | | | | | | | | |
| RXTSEL | RX Termination | | | | | | | | | | | | | | | | | | |
| 0 | "High" Impedance | | | | | | | | | | | | | | | | | | |
| 1 | Internal | | | | | | | | | | | | | | | | | | |
| 6 | TXTSEL_n | R/W | 0 | Transmit Termination Select: This bit is used to select between internal termination or “High” impedance modes for the E1 transmitter according to the following table: <table><tr><th>TXTSEL</th><th>TX Termination</th></tr><tr><td>0</td><td>"High" Impedance</td></tr><tr><td>1</td><td>Internal</td></tr></table> | TXTSEL | TX Termination | 0 | "High" Impedance | 1 | Internal | | | | | | | | | |
| TXTSEL | TX Termination | | | | | | | | | | | | | | | | | | |
| 0 | "High" Impedance | | | | | | | | | | | | | | | | | | |
| 1 | Internal | | | | | | | | | | | | | | | | | | |
| 5-4 | TERSEL[1:0] | R/W | 00 | Termination Impedance Select [1:0]: These bits are used to control the transmit and receive termination impedance when the LIU block is configured in Internal Termination Mode. In internal termination mode, (i.e., TXTSEL = “1” and RXTSEL = “1”), internal transmit and receive termination can be selected according to the following table: <table><tr><th>TERSEL1</th><th>TERSEL0</th><th>Internal Transmit and Receive Termination</th></tr><tr><td>0</td><td>0</td><td>100Ω</td></tr><tr><td>0</td><td>1</td><td>110Ω</td></tr><tr><td>1</td><td>0</td><td>75Ω</td></tr><tr><td>1</td><td>1</td><td>120Ω</td></tr></table> <p>NOTE: In the internal termination mode, the transmitter output should be AC coupled to the transformer.</p> | TERSEL1 | TERSEL0 | Internal Transmit and Receive Termination | 0 | 0 | 100Ω | 0 | 1 | 110Ω | 1 | 0 | 75Ω | 1 | 1 | 120Ω |
| TERSEL1 | TERSEL0 | Internal Transmit and Receive Termination | | | | | | | | | | | | | | | | | |
| 0 | 0 | 100Ω | | | | | | | | | | | | | | | | | |
| 0 | 1 | 110Ω | | | | | | | | | | | | | | | | | |
| 1 | 0 | 75Ω | | | | | | | | | | | | | | | | | |
| 1 | 1 | 120Ω | | | | | | | | | | | | | | | | | |
| 3 | RxJASEL_n | R/W | 0 | Receive Jitter Attenuator Enable This bit permits the user to enable or disable the Jitter Attenuator in the Receive Path within the XRT86VX38A device. 0 = Disables the Jitter Attenuator to operate in the Receive Path within the Receive E1 LIU Block. 1 = Enables the Jitter Attenuator to operate in the Receive Path within the Receive E1 LIU Block. | | | | | | | | | | | | | | | |

TABLE 153: LIU CHANNEL CONTROL REGISTER 1 (LIUCCR1)

HEX ADDRESS: 0x0FN1

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|-------------|----------------|-----------|--|------|-------------|----------------|-----------|-----------|----|---|---|---|----|----|---|---|---|----|----|---|---|---|----|----|---|---|---|----|----|---|---|----|----|----|---|---|----|----|----|---|---|-----|----|----|---|---|-----|----|
| 2 | TxJASEL_n | R/W | 0 | Transmit Jitter Attenuator Enable This bit permits the user to enable or disable the Jitter Attenuator in the Transmit Path within the XRT86VX38A device. 0 = Disables the Jitter Attenuator to operate in the Transmit Path within the Transmit E1 LIU Block. 1 = Enables the Jitter Attenuator to operate in the Transmit Path within the Transmit E1 LIU Block. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | JABW_n | R/W | 0 | Jitter Attenuator Bandwidth Select: In E1 mode, this bit is used to select the Jitter Attenuator Bandwidth as well as the FIFO size. 1 = Selects a 1.5Hz Bandwidth for the Jitter Attenuator. The FIFO length will be automatically set to 64 bits. 0 = Setting this bit to "0" will select 10Hz Bandwidth for the Jitter Attenuator. The FIFOS (bit D0 of this register) will be used to select the FIFO size. The table below presents the Jitter Attenuator and FIFO settings corresponding to the combinations of this JABW and FIFOS bits in both T1 and E1 mode. <table border="1"> <thead> <tr> <th>Mode</th><th>JABW bit D1</th><th>FIFOS_n bit D0</th><th>JA B-W Hz</th><th>FIFO Size</th></tr> </thead> <tbody> <tr><td>T1</td><td>0</td><td>0</td><td>3</td><td>32</td></tr> <tr><td>T1</td><td>0</td><td>1</td><td>3</td><td>64</td></tr> <tr><td>T1</td><td>1</td><td>0</td><td>3</td><td>32</td></tr> <tr><td>T1</td><td>1</td><td>1</td><td>3</td><td>64</td></tr> <tr><td>E1</td><td>0</td><td>0</td><td>10</td><td>32</td></tr> <tr><td>E1</td><td>0</td><td>1</td><td>10</td><td>64</td></tr> <tr><td>E1</td><td>1</td><td>0</td><td>1.5</td><td>64</td></tr> <tr><td>E1</td><td>1</td><td>1</td><td>1.5</td><td>64</td></tr> </tbody> </table> | Mode | JABW bit D1 | FIFOS_n bit D0 | JA B-W Hz | FIFO Size | T1 | 0 | 0 | 3 | 32 | T1 | 0 | 1 | 3 | 64 | T1 | 1 | 0 | 3 | 32 | T1 | 1 | 1 | 3 | 64 | E1 | 0 | 0 | 10 | 32 | E1 | 0 | 1 | 10 | 64 | E1 | 1 | 0 | 1.5 | 64 | E1 | 1 | 1 | 1.5 | 64 |
| Mode | JABW bit D1 | FIFOS_n bit D0 | JA B-W Hz | FIFO Size | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| T1 | 0 | 0 | 3 | 32 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| T1 | 0 | 1 | 3 | 64 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| T1 | 1 | 0 | 3 | 32 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| T1 | 1 | 1 | 3 | 64 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| E1 | 0 | 0 | 10 | 32 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| E1 | 0 | 1 | 10 | 64 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| E1 | 1 | 0 | 1.5 | 64 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| E1 | 1 | 1 | 1.5 | 64 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | FIFOS_n | R/W | 0 | FIFO Size Select: See table of bit D1 above for the function of this bit. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

TABLE 154: LIU CHANNEL CONTROL REGISTER 2 (LIUCCR2)

HEX ADDRESS: 0x0x0FN2

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|-------------|---------|--------------|--|---------|---------|---------|--------------|---|---|---|------------|---|---|---|--------|---|---|---|------|---|---|---|------|---|---|---|------|
| 7 | INVQRSS_n | R/W | 0 | Invert QRSS Pattern: This bit inverts the output PRBS/QRSS pattern if the LIU Block is configured to transmit a PRBS/QRSS pattern. 0 = The LIU will NOT invert the output PRBS/QRSS pattern 1 = The LIU will invert the output PRBS/QRSS pattern | | | | | | | | | | | | | | | | | | | | | | | | |
| 6-4 | TXTEST[2:0] | R/W | 000 | Transmit Test Pattern [2:0]: These bits are used to configure the Transmit E1 LIU Block to generate and transmit test patterns according to the following table. Use of these bits automatically places the LIU section in Single Rail mode. When this happens, the Framer section must be placed in Single Rail mode in Reg 0xN101. <table><tr><th>TXTEST2</th><th>TXTEST1</th><th>TXTEST0</th><th>Test Pattern</th></tr><tr><td>0</td><td>X</td><td>X</td><td>No Pattern</td></tr><tr><td>1</td><td>0</td><td>0</td><td>TDQRSS</td></tr><tr><td>1</td><td>0</td><td>1</td><td>TAOS</td></tr><tr><td>1</td><td>1</td><td>0</td><td>TLUC</td></tr><tr><td>1</td><td>1</td><td>1</td><td>TLDC</td></tr></table> TDQRSS (Transmit/Detect Quasi-Random Signal): QRSS pattern is a 2 ¹⁵ -1 pseudo-random bit sequence (PRBS) pattern. TAOS (Transmit All Ones): Whenever the user implements this configuration setting, the Transmit E1 LIU Block will ignore the data that it is accepting from the Transmit E1 Framer block (as well as the upstream system-side terminal equipment) and overwrite this data with the All Ones Pattern. TLUC (Transmit Network Loop-Up Code): The Transmit E1 LIU Block will generate and transmit the Network Loop-Up Code of "00001" to the line for the selected channel number n. When Network Loop-Up code is being transmitted, the XRT86VX38A will ignore the "Automatic Loop-Code detection and Remote Loop-Back activation" (NLCDE1 = "1", NLCDE0 = "1" of register 0xFN3) in order to avoid activating Remote Digital Loop-Back automatically when the remote terminal responds to the Loop-Back request. TLDC (Transmit Network Loop-Down Code): The Transmit E1 LIU Block will generate and transmit the Network Loop-Down Code of "001" to the line for the selected channel number n. | TXTEST2 | TXTEST1 | TXTEST0 | Test Pattern | 0 | X | X | No Pattern | 1 | 0 | 0 | TDQRSS | 1 | 0 | 1 | TAOS | 1 | 1 | 0 | TLUC | 1 | 1 | 1 | TLDC |
| TXTEST2 | TXTEST1 | TXTEST0 | Test Pattern | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | X | X | No Pattern | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | TDQRSS | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 1 | TAOS | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 0 | TLUC | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | TLDC | | | | | | | | | | | | | | | | | | | | | | | | | |

TABLE 154: LIU CHANNEL CONTROL REGISTER 2 (LIUCCR2)

HEX ADDRESS: 0x0x0FN2

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | | | | | | | | | | | | | |
|-------|----------|-------|-------------------|--|-------|-------|-------|----------------|---|---|---|--------------|---|---|---|----------------|---|---|---|------------------|---|---|---|------------------|---|---|---|-------------------|
| 3 | TXON_n | R/W | 0 | <p>Transmitter ON:</p> <p>This bit permits the user to either turn on or turn off the Transmit Driver of XRT86VX38A. If the user turns on the Transmit Driver, then XRT86VX38A will begin to transmit DS1 data (on the line) via the TTIP and TRING output pins.</p> <p>Conversely, if the user turns off the Transmit Driver, then the TTIP and TRING output pins will be tri-stated.</p> <p>0 = Shuts off the Transmit Driver associated with the XRT86VX38A device and tri-states the TTIP and TRING output pins.</p> <p>1 = Turns on the Transmit Driver associated with the XRT86VX38A device.</p> <p>NOTE: If the user wishes to exercise software control over the state of the Transmit Driver of the XRT86VX38A, then it is imperative that the user pull the TxON pin to a logic “HIGH” level.</p> | | | | | | | | | | | | | | | | | | | | | | | | |
| 2-0 | LOOP2_n | R/W | 000 | <p>Loop-Back control [2:0]:</p> <p>These bits control the Loop-Back Modes of the LIU section, according to the table below.</p> <table><tr><th>LOOP2</th><th>LOOP1</th><th>LOOP0</th><th>Loop-Back Mode</th></tr><tr><td>0</td><td>X</td><td>X</td><td>No Loop-Back</td></tr><tr><td>1</td><td>0</td><td>0</td><td>Dual Loop-Back</td></tr><tr><td>1</td><td>0</td><td>1</td><td>Analog Loop-Back</td></tr><tr><td>1</td><td>1</td><td>0</td><td>Remote Loop-Back</td></tr><tr><td>1</td><td>1</td><td>1</td><td>Digital Loop-Back</td></tr></table> | LOOP2 | LOOP1 | LOOP0 | Loop-Back Mode | 0 | X | X | No Loop-Back | 1 | 0 | 0 | Dual Loop-Back | 1 | 0 | 1 | Analog Loop-Back | 1 | 1 | 0 | Remote Loop-Back | 1 | 1 | 1 | Digital Loop-Back |
| LOOP2 | LOOP1 | LOOP0 | Loop-Back Mode | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | X | X | No Loop-Back | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | Dual Loop-Back | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 1 | Analog Loop-Back | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 0 | Remote Loop-Back | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | Digital Loop-Back | | | | | | | | | | | | | | | | | | | | | | | | | |

TABLE 155: LIU CHANNEL CONTROL REGISTER 3 (LIUCCR3)

HEX ADDRESS: 0x0FN3

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | |
|------------|---|------|---------|--|------------|------------------------------------|----|------------------------------|----|---|----|---|----|---|
| 7-6 | NLCDE[1:0] | R/W | 00 | <p>Network Loop Code Detection Enable [1:0]: These bits are used to control the Loop-Code detection on the receive path, according to the table below. This part must be in Single Rail mode to detect.</p> <table><tr><th>NLCDE[1:0]</th><th>NETWORK LOOP CODE DETECTION ENABLE</th></tr><tr><td>00</td><td>Disables Loop Code Detection</td></tr><tr><td>01</td><td>Enables Loop-Up Code Detection on the Receive Path.</td></tr><tr><td>10</td><td>Enables Loop-Down Code Detection on the Receive Path.</td></tr><tr><td>11</td><td>Enables Automatic Loop-Up Code Detection on the Receive Path and Remote Loop-Back Activation upon detecting Loop-Up Code.</td></tr></table> <p>Loop-Up Code Detection Enable: The XRT86VX38A is configured to monitor the receive data for the Loop-Up code Pattern (i.e. a string of four '0's followed by one '1' pattern). When the presence of the "00001" pattern is detected for more than 5 seconds, the status of the NLCD bit (bit 3 of register 0xNf05) is set to "1" and if the NLCD interrupt is enabled (bit 3 of register 0xNf04), an interrupt will be generated.</p> <p>Loop-Down Code Detection Enable: The XRT86VX38A is configured to monitor the receive data for the Loop-Down code Pattern (i.e. a string of two '0's followed by one '1' pattern). When the presence of the "001" pattern is detected for more than 5 seconds, the status of the NLCD bit (bit 3 of register 0xNf05) is set to "1" and if the NLCD interrupt is enabled (bit 3 of register 0xNf04), an interrupt will be generated.</p> <p>Automatic Loop-Up Code Detection and Remote Loop Back Activation Enable: When this mode is enabled, the state of the NLCD bit (bit 3 of register 0xNf05) is reset to "0" and the XRT86VX38A is configured to monitor the receive data for the Loop-Up code. If the "00001" pattern is detected for longer than 5 seconds, then the NLCD bit (bit 3 of register 0xNf05) is set "1", and Remote Loop-Back is activated. Once the remote loop-back is activated, the XRT86VX38A is automatically programmed to monitor the receive data for the Loop-Down code. The NLCD bit stays set even after the chip stops receiving the Loop-Up code. The Remote Loop-Back condition is removed only when the XRT86VX38A receives the Loop-Down code for more than 5 seconds or if the Automatic Loop-Code detection mode is terminated.</p> | NLCDE[1:0] | NETWORK LOOP CODE DETECTION ENABLE | 00 | Disables Loop Code Detection | 01 | Enables Loop-Up Code Detection on the Receive Path. | 10 | Enables Loop-Down Code Detection on the Receive Path. | 11 | Enables Automatic Loop-Up Code Detection on the Receive Path and Remote Loop-Back Activation upon detecting Loop-Up Code. |
| NLCDE[1:0] | NETWORK LOOP CODE DETECTION ENABLE | | | | | | | | | | | | | |
| 00 | Disables Loop Code Detection | | | | | | | | | | | | | |
| 01 | Enables Loop-Up Code Detection on the Receive Path. | | | | | | | | | | | | | |
| 10 | Enables Loop-Down Code Detection on the Receive Path. | | | | | | | | | | | | | |
| 11 | Enables Automatic Loop-Up Code Detection on the Receive Path and Remote Loop-Back Activation upon detecting Loop-Up Code. | | | | | | | | | | | | | |
| 5 | CODES_n | R/W | 0 | <p>Encoding and Decoding Select: Writing a "0" to this bit selects HDB3 encoding and decoding for channel n. Writing a "1" selects AMI coding scheme. This bit is only active when in single rail operation.</p> | | | | | | | | | | |
| 4-3 | Reserved | R/W | 00 | These Bits are Not Used | | | | | | | | | | |

TABLE 155: LIU CHANNEL CONTROL REGISTER 3 (LIUCCR3)

HEX ADDRESS: 0x0FN3

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------|------|---------|--|
| 2 | INBPV_n | R/W | 0 | <p>Insert Bipolar Violation: When this bit transitions from "0" to "1", a bipolar violation is inserted in the transmitted data stream of the selected channel number n. Bipolar violation can be inserted either in the QRSS pattern, or input data when operating in single-rail mode. The state of this bit is sampled on the rising edge of the respective TCLK_n.</p> <p>NOTE: To ensure the insertion of a bipolar violation, a "0" should be written in this bit location before writing a "1".</p> |
| 1 | INSBER_n | R/W | 0 | <p>Insert Bit Error:</p> <p>This bit is used to insert a single bit error on the transmitter of the E1 LIU Block.</p> <p>When the E1 LIU Block is configured to transmit and detect the QRSS pattern, (i.e., TxTEST[2:0] bits set to 'b100'), a "0" to "1" transition of this bit will insert a bit error in the transmitted QRSS pattern of the selected channel number n.</p> <p>The state of this bit is sampled on the rising edge of the respective TCLK_n.</p> <p>NOTE: To ensure the insertion of bit error, a "0" should be written in this bit location before writing a "1".</p> |
| 0 | RxSERCLKMute | R/W | 0 | <p>RxSERCLK Mute Upon RLOS:</p> <p>When this bit is set the recovered line clock is muted (no output) when a RLOS condition is detected.</p> <p>0 - Normal operation, RxSERCLK is always active. While no RLOS is detected the recovered line clock is output on RxSERCLK. If a RLOS condition is detected the MCLK is output on RxSERCLK.</p> <p>1 - Mute upon RLOS. RxSERCLK is muted (no output) when RLOS is detected.</p> |

TABLE 156: LIU CHANNEL CONTROL INTERRUPT ENABLE REGISTER (LIUCCIER)

HEX ADDRESS: 0x0FN4

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | Reserved | RO | 0 | This Bit Is Not Used |
| 6 | DMOIE_n | R/W | 0 | Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Enable: This bit permits the user to either enable or disable the "Change of Transmit DMO Condition" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt any time when either one of the following events occur. <ol style="list-style-type: none"> Whenever the Transmit Section toggles the DMO Status bit (Bit 6 or Register 0xNf05) to "1". Whenever the Transmit Section toggles the DMO Status bit (Bit 6 or Register 0xNf05) to "0". 0 – Disables the "Change in the DMO Condition" Interrupt. 1 – Enables the "Change in the DMO Condition" Interrupt. |
| 5 | FLSIE_n | R/W | 0 | FIFO Limit Status Interrupt Enable: This bit permits the user to either enable or disable the "FIFO Limit Status" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt when the jitter attenuator Read/Write FIFO pointers are within +/- 3 bits. 0 = Disables the "FIFO Limit Status" Interrupt 1 = Enables the "FIFO Limit Status" Interrupt |
| 4 | LCVIE_n | R/W | 0 | Line Code Violation Interrupt Enable: Writing a "1" to this bit enables Line Code Violation Interrupt generation, writing a "0" masks it. NOTE: Only use for Framer Bypass operation. When framer is in path, use Framer LCV interrupt enable in register 0xNB03. |
| 3 | NLCDIE_n | R/W | 0 | Change in Network Loop-Code Detection Interrupt Enable: This bit permits the user to either enable or disable the "Change in Network Loop-Code Detection" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt any time when either one of the following events occur. <ol style="list-style-type: none"> Whenever the Receive Section (within XRT86VX38A) detects the Network Loop-Code (Loop-Up or Loop-Down depending on which Loop-Code the Receive LIU is configured to detect). Whenever the Receive Section (within XRT86VX38A) no longer detects the Network Loop-Code (Loop-Up or Loop-Down depending on which Loop-Code the Receive LIU is configured to detect). 0 – Disables the "Change in Network Loop-Code Detection" Interrupt. 1 – Enables the "Change in Network Loop-Code Detection" Interrupt. |
| 2 | AISDIE_n | R/W | 0 | AIS Detection Interrupt Enable: Writing a "1" to this bit enables Alarm indication Signal detection interrupt generation, writing a "0" masks it. NOTE: Only use for Framer Bypass operation. When framer is in path, use Framer AIS interrupt enable in register 0xNB03. |

TABLE 156: LIU CHANNEL CONTROL INTERRUPT ENABLE REGISTER (LIUCCIER)

HEX ADDRESS: 0x0FN4

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 1 | RLOSIE_n | R/W | 0 | Change of the Receive LOS (Loss of Signal) Defect Condition Interrupt Enable: This bit permits the user to either enable or disable the "Change of the Receive LOS Defect Condition" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt any time when either one of the following events occur. <ol style="list-style-type: none"> 1. Whenever the Receive Section (within XRT86VX38A) declares the LOS Defect Condition. 2. Whenever the Receive Section (within XRT86VX38A) clears the LOS Defect condition. 0 – Disables the "Change in the LOS Defect Condition" Interrupt. 1 – Enables the "Change in the LOS Defect Condition" Interrupt. |
| 0 | QRPDIE_n | R/W | 0 | Change in QRSS Pattern Detection Interrupt Enable: This bit permits the user to either enable or disable the "Change in QRSS Pattern Detection" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt any time when either one of the following events occur. <ol style="list-style-type: none"> 1. Whenever the Receive Section (within XRT86VX38A) detects the QRSS Pattern. 2. Whenever the Receive Section (within XRT86VX38A) no longer detects the QRSS Pattern. 0 – Disables the "Change in QRSS Pattern Detection" Interrupt. 1 – Enables the "Change in QRSS Pattern Detection" Interrupt. |

NOTE: Register 0xNf04, 0xNf05 and 0xNf06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0xN101.

TABLE 157: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

HEX ADDRESS: 0x0FN5

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 7 | Reserved | RO | 0 | |
| 6 | DMO_n | RO | 0 | Driver Monitor Output (DMO) Status: This READ-ONLY bit indicates whether or not the Transmit Section is currently declaring the DMO Alarm condition. The Transmit Section will check the Transmit Output E1 Line signal for bipolar pulses via the TTIP and TRING output signals. If the Transmit Section were to detect no bipolar signal for 128 consecutive bit-periods, then it will declare the Transmit DMO Alarm condition. This particular alarm can be used to check for fault conditions on the Transmit Output Line Signal path. The Transmit Section will clear the Transmit DMO Alarm condition the instant that it detects some bipolar activity on the Transmit Output Line signal. 0 = Indicates that the Transmit Section of XRT86VX38A is NOT currently declaring the Transmit DMO Alarm condition. 1 = Indicates that the Transmit Section of XRT86VX38A is currently declaring the Transmit DMO Alarm condition. NOTE: If the DMO interrupt is enabled (DMOIE - bit D6 of register 0xNf04), any transition on this bit will generate an Interrupt. |

TABLE 157: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

HEX ADDRESS: 0x0FN5

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 5 | FLS_n | RO | 0 | <p>FIFO Limit Status:</p> <p>This READ-ONLY bit indicates whether or not the XRT86VX38A is currently declaring the FIFO Limit Status.</p> <p>This bit is set to a "1" to indicate that the jitter attenuator Read/Write FIFO pointers are within +/- 3 bits.</p> <p>0 = Indicates that the XRT86VX38A is NOT currently declaring the FIFO Limit Status.</p> <p>1 = Indicates that the XRT86VX38A is currently declaring the FIFO Limit Status.</p> <p>NOTE: If the FIFO Limit Status Interrupt is enabled, (FLSIE bit - bit D5 of register 0xNf04), any transition on this bit will generate an Interrupt.</p> |
| 4 | LCV_n | RO | 0 | <p>Line Code Violation: This bit is set to "1" to indicate that the receiver of channel n is currently detecting a Line Code Violation or an excessive number of zeros in the HDBs mode. If the LCVIE bit is enabled any transition on this bit will generate an interrupt.</p> <p>NOTE: Only use for Framer Bypass operation.</p> |

TABLE 157: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

HEX ADDRESS: 0x0FN5

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 3 | NLCD_n | RO | 0 | <p>Network Loop-Code Detection Status Bit: This bit operates differently in the Manual or the Automatic Network Loop-Code detection modes.</p> <p>Manual Loop-Up Code detection mode (.i.e If NLCDE1 = "0" and NLCDE0 = "1"), this bit gets set to "1" as soon as the Loop-Up Code ("00001") is detected in the receive data for longer than 5 seconds. This bit stays high as long as the Receive E1 LIU Block detects the presence of the Loop-Up code in the receive data and it is reset to "0" as soon as it stops receiving the Loop-Up Code. If the NLCD interrupt is enabled, the XRT86VX38A will initiate an interrupt on every transition of the NLCD status bit.</p> <p>Manual Loop-Down Code detection mode (i.e., If NLCDE1 = "1" and NLCDE0 = "0"), this bit gets set to "1" as soon as the Loop-Down Code ("001") is detected in the receive data for longer than 5 seconds. This bit stays high as long as the Receive E1 LIU Block detects the presence of the Loop-Down code in the receive data and it is reset to "0" as soon as it stops receiving the Loop-Down Code. If the NLCD interrupt is enabled, the XRT86VX38A will initiate an interrupt on every transition of the NLCD status bit.</p> <p>Automatic Loop-code detection mode (i.e., If NLCDE1 = "1" and NLCDE0 = "1"), the state of the NLCD status bit is reset to "0" and the XRT86VX38A is programmed to monitor the receive input data for the Loop-Up code. This bit is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously the Remote Loop-Back condition is automatically activated and the XRT86VX38A is programmed to monitor the receive data for the Network Loop Down code. The NLCD bit stays 'high' as long as the Remote Loop-Back condition is in effect even if the chip stops receiving the Loop-Up code. Remote Loop-Back is removed only if the XRT86VX38A detects the Loop-Down Code "001" pattern for longer than 5 seconds in the receive data. Upon detecting the Loop-Down Code "001" pattern, the XRT86VX38A will reset the NLCD status bit and an interrupt will be generated if the NLCD interrupt enable bit is enabled. Users can monitor the state of this bit to determine if the Remote Loop-Back is activated.</p> |
| 2 | AISD_n | RO | 0 | <p>Alarm Indication Signal detect: This bit is set to "1" to indicate All Ones Signal is detected by the receiver of channel n. If the AISDIE bit is enabled any transition on this bit will generate an interrupt.</p> <p>NOTE: Only use for Framer Bypass operation. When framer is in path, use Framer RxAIS State in register 0xNB02.</p> |

TABLE 157: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

HEX ADDRESS: 0x0FN5

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 1 | RLOS_n | RO | 0 | <p>Receive Loss of Signal Defect Condition Status:</p> <p>This READ-ONLY bit indicates whether or not the Receive LIU Block is currently declaring the LOS defect condition.</p> <p>0 = Indicates that the Receive Section is NOT currently declaring the LOS Defect Condition.</p> <p>1 = Indicates that the Receive Section is currently declaring the LOS Defect condition.</p> <p>NOTE: If the RLOSIE bit (bit D1 of Register 0xNf04) is enabled, any transition on this bit will generate an Interrupt.</p> |
| 0 | QRPD_n | RO | 0 | <p>Quasi-random Pattern Detection Status:</p> <p>This READ-ONLY bit indicates whether or not the Receive LIU Block is currently declaring the QRSS Pattern LOCK status.</p> <p>0 = Indicates that the XRT86VX38A is NOT currently declaring the QRSS Pattern LOCK.</p> <p>1 = Indicates that the XRT86VX38A is currently declaring the QRSS Pattern LOCK.</p> <p>NOTE: If the QRPDIE bit (bit D0 of register 0xNf04) is enabled, any transition on this bit will generate an Interrupt.</p> |

NOTE: Register 0xNf04, 0xNf05 and 0xNf06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0xN101.

TABLE 158: LIU CHANNEL CONTROL INTERRUPT STATUS REGISTER (LIUCCISR)

HEX ADDRESS: 0x0FN6

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------------|---------|---|
| 7 | Reserved | RO | 0 | |
| 6 | DMOIS_n | RUR/ WC | 0 | <p>Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit indicates whether or not the "Change of the Transmit DMO Condition" Interrupt has occurred since the last read of this register.</p> <p>0 = Indicates that the "Change of the Transmit DMO Condition" Interrupt has NOT occurred since the last read of this register.</p> <p>1 = Indicates that the "Change of the Transmit DMO Condition" Interrupt has occurred since the last read of this register.</p> <p>This bit is set to a "1" every time when DMO_n status bit (bit 6 of Register 0xNf05) has changed since the last read of this register.</p> <p>NOTE: Users can determine the current state of the "Transmit DMO Condition" by reading out the content of bit 6 within Register 0xNf05</p> |
| 5 | FLSIS_n | RUR/ WC | 0 | <p>FIFO Limit Interrupt Status:</p> <p>This RESET-upon-READ bit indicates whether or not the "FIFO Limit" Interrupt has occurred since the last read of this register.</p> <p>0 = Indicates that the "FIFO Limit Status" Interrupt has NOT occurred since the last read of this register.</p> <p>1 = Indicates that the "FIFO Limit Status" Interrupt has occurred since the last read of this register.</p> <p>This bit is set to a "1" every time when FIFO Limit Status bit (bit 5 of Register 0xNf05) has changed since the last read of this register.</p> <p>NOTE: Users can determine the current state of the "FIFO Limit" by reading out the content of bit 5 within Register 0xNf05</p> |
| 4 | LCVIS_n | RUR | 0 | <p>Line Code Violation Interrupt Status: This bit is set to a "1" every time the LCV_n status has changed since the last read.</p> <p>NOTE: Only use for Framer Bypass operation. When framer is in path, use Framer LCV Int Status in register 0xNB02.</p> |
| 3 | NLCDIS_n | RUR/ WC | 0 | <p>Change in Network Loop-Code Detection Interrupt Status:</p> <p>This RESET-upon-READ bit indicates whether or not the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register.</p> <p>0 = Indicates that the "Change in Network Loop-Code Detection" Interrupt has NOT occurred since the last read of this register.</p> <p>1 = Indicates that the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register.</p> <p>This bit is set to a "1" every time when NLCD status bit (bit 3 of Register 0xNf05) has changed since the last read of this register.</p> <p>NOTE: Users can determine the current state of the "Network Loop-Code Detection" by reading out the content of bit 3 within Register 0xNf05</p> |

TABLE 158: LIU CHANNEL CONTROL INTERRUPT STATUS REGISTER (LIUCCISR)

HEX ADDRESS: 0x0FN6

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------------|---------|---|
| 2 | AISDIS_n | RUR | 0 | <p>AIS Detection Interrupt Status: This bit is set to a "1" every time the AISDIS_n status has changed since the last read.</p> <p>NOTE: Only use for Framer Bypass operation. When framer is in path, use Framer RxAIS State Change in register 0xNB02.</p> |
| 1 | RLOISIS_n | RUR/ WC | 0 | <p>Change of Receive LOS (Loss of Signal) Defect Condition Interrupt Status:</p> <p>This RESET-upon-READ bit indicates whether or not the "Change of the Receive LOS Defect Condition" Interrupt has occurred since the last read of this register.</p> <p>0 = Indicates that the "Change of the Receive LOS Defect Condition" Interrupt has NOT occurred since the last read of this register.</p> <p>1 - Indicates that the "Change of the Receive LOS Defect Condition" Interrupt has occurred since the last read of this register.</p> <p>NOTE: The user can determine the current state of the "Receive LOS Defect condition" by reading out the contents of Bit 1 (Receive LOS Defect Condition Status) within Register 0xNf05.</p> |
| 0 | QRPDIS_n | RUR/ WC | 0 | <p>Change in Quasi-Random Pattern Detection Interrupt Status:</p> <p>This RESET-upon-READ bit indicates whether or not the "Change in QRSS Pattern Detection" Interrupt has occurred since the last read of this register.</p> <p>0 = Indicates that the "Change in QRSS Pattern Detection" Interrupt has NOT occurred since the last read of this register.</p> <p>1 = Indicates that the "Change in QRSS Pattern Detection" Interrupt has occurred since the last read of this register.</p> <p>This bit is set to a "1" every time when QRPD status bit (bit 0 of Register 0xNf05) has changed since the last read of this register.</p> <p>NOTE: Users can determine the current state of the "QRSS Pattern Detection" by reading out the content of bit 0 within Register 0xNf05</p> |

NOTE: Register 0xNf04, 0xNf05 and 0xNf06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0xN101.

TABLE 159: LIU CHANNEL CONTROL CABLE LOSS REGISTER (LIUCCCR)

HEX ADDRESS: 0x0FN7

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-----------|------|---------|--|
| 7 | Reserved | RO | 0 | |
| 6 | Reserved | RO | 0 | |
| 5-0 | CLOS[5:0] | RO | 0 | <p>Cable Loss [5:0]: These bits represent the six bit receive selective equalizer setting which is also a binary word that represents the cable attenuation indication within ± 1dB. CLOS5_n is the most significant bit (MSB) and CLOS0_n is the least significant bit (LSB).</p> <p>NOTE: In RxSYNC (Sect 13) mode, ExLOS must be configured (this will set the DLOS to 4,096 bits which does not meet G.775). However, the CLOS bits can be used to meet the DLOS requirements of G.775 with a simple software procedure. To meet G.775, simply choose a desired value of attenuation (For example: between 9dB and 35dB) to monitor in this register for RLOS within a time period between 10 and 255 Clock Cycles (UI). The internal RLOS alarm should be masked unless ExLOS is being used. For more details, please contact the factory.</p> |

TABLE 160: LIU CHANNEL CONTROL ARBITRARY REGISTER 1 (LIUCCAR1)

HEX ADDRESS: 0x0FN8

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | Reserved | R/W | 0 | |
| 6-0 | Arb_Seg1 | R/W | 0 | <p>Arbitrary Transmit Pulse Shape, Segment 1: These seven bits form the first of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).</p> <p>NOTE: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.</p> |

TABLE 161: LIU CHANNEL CONTROL ARBITRARY REGISTER 2 (LIUCCAR2)

HEX ADDRESS: 0x0FN9

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | Reserved | R/W | 0 | |
| 6-0 | Arb_Seg2 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 2 These seven bits form the second of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). <i>NOTE: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.</i> |

TABLE 162: LIU CHANNEL CONTROL ARBITRARY REGISTER 3 (LIUCCAR3)

HEX ADDRESS: 0x0FNA

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 7 | Reserved | R/W | 0 | |
| 6-0 | Arb_seg3 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 3 These seven bits form the third of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). <i>NOTE: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.</i> |

TABLE 163: LIU CHANNEL CONTROL ARBITRARY REGISTER 4 (LIUCCAR4)

HEX ADDRESS: 0x0FNB

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | Reserved | R/W | 0 | |
| 6-0 | Arb_seg4 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 4 These seven bits form the forth of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). <i>Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.</i> |

TABLE 164: LIU CHANNEL CONTROL ARBITRARY REGISTER 5 (LIUCCAR5)

HEX ADDRESS: 0x0FNC

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | Reserved | R/W | 0 | |
| 6-0 | Arb_seg5 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 5 These seven bits form the fifth of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). <i>Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.</i> |

TABLE 165: LIU CHANNEL CONTROL ARBITRARY REGISTER 6 (LIUCCAR6)

HEX ADDRESS: 0x0FND

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | Reserved | R/W | 0 | |
| 6-0 | Arb_seg6 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 6 These seven bits form the sixth of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). <i>Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.</i> |

TABLE 166: LIU CHANNEL CONTROL ARBITRARY REGISTER 7 (LIUCCAR7)

HEX ADDRESS: 0x0FNE

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | Reserved | R/W | 0 | |
| 6 | Arb_seg7 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 7 These seven bits form the seventh of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). <i>Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.</i> |

TABLE 167: LIU CHANNEL CONTROL ARBITRARY REGISTER 8 (LIUCCAR8)

HEX ADDRESS: 0x0FNf

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|---|
| 7 | Reserved | R/W | 0 | |
| 6 | Arb_seg8 | R/W | 0 | Arbitrary Transmit Pulse Shape, Segment 8 These seven bits form the eight of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). <i>Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.</i> |

TABLE 168: LIU GLOBAL CONTROL REGISTER 0 (LIUGCR0)

HEX ADDRESS: 0x0FE0

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 7 | SR | R/W | 0 | Single Rail mode This bit must set to "1" for Single Rail mode to use LIU diagnostic features. The Framer section must be programmed as well in Register 0xN101. 0 - Dual Rail 1 - Single Rail |
| 6 | ATAOS | R/W | 0 | Automatic Transmit All Ones Upon RLOS: This bit enables automatic transmission of All Ones Pattern upon detecting the Receive Loss of Signal (RLOS) condition. Once this bit is enabled, the Transmit E1 Framer Block will automatically transmit an All "Ones" data to the line for the channel that detects an RLOS condition. 0 = Disables the "Automatic Transmit All Ones" feature upon detecting RLOS 1 = Enables the "Automatic Transmit All Ones" feature upon detecting RLOS |
| 5 | RCLKE | R/W | 0 | Receive Clock Data (Framer Bypass mode) 0 = RPOS/RNEG data is updated on the rising edge of RCLK 1 = RPOS/RNEG data is updated on the falling edge of RCLK |
| 4 | TCLKE | R/W | 0 | Transmit Clock Data (Framer Bypass mode) 0 = TPOS/TNEG data is sampled on the falling edge of TCLK 1 = TPOS/TNEG data is sampled on the rising edge of TCLK |
| 3 | DATAP | R/W | 0 | Data Polarity 0 = Transmit input and receive output data is active "High" 1 = Transmit input and receive output data is active "Low" |
| 2 | Reserved | | | This Bit Is Not Used |

TABLE 168: LIU GLOBAL CONTROL REGISTER 0 (LIUGCR0)

HEX ADDRESS: 0x0FE0

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--|
| 1 | GIE | R/W | 0 | Global Interrupt Enable: This bit allows users to enable or disable the global interrupt generation for all channels within the E1 LIU Block. Once this global interrupt is disabled, no interrupt will be generated to the Microprocessor Interrupt Pin even when the individual "source" interrupt status bit pulses 'high'. If this global interrupt is enabled, users still need to enable the individual "source" interrupt in order for the E1 LIU Block to generate an interrupt to the Microprocessor pin. 0 - Disables the global interrupt generation for all channels within the E1 LIU Block. 1 - Enables the global interrupt generation for all channels within the E1 LIU Block. |
| 0 | SRESET | R/W | 0 | Software Reset μP Registers: This bit allows users to reset the XRT86VX38A device. Writing a "1" to this bit and keeping it at '1' for longer than 10 μ s initiates a device reset through the microprocessor interface. Once the XRT86VX38A is reset, all internal circuits are placed in the reset state except the microprocessor register bits. 0 = Disables software reset to the XRT86VX38A device. 1 = Enables software reset to the XRT86VX38A device. |

TABLE 169: LIU GLOBAL CONTROL REGISTER 1 (LIUGCR1)

HEX ADDRESS: 0x0FE1

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | | | | |
|--------|---------------------|-----------------|---------|---|--------|--------|-----------|---|---|-----------------|---|---|----------|---|---|----------|---|---|----------|
| 7 | TxGBITSEN | R/W | 0 | Global BITS Enable - G.703 Section 13 Transmit Pulse When this bit is set to '1', the LIU transmitter will send the E1 synchronous waveform as described in Section 13 of ITU-T G.703 out on all channels. This register bit takes priority over every other LIU setting on the transmit path. 0 = Normal E1 pulse 1 = All channels Transmit Section 13 Synchronous Signal. | | | | | | | | | | | | | | | |
| 6 | RxGBITSEN | R/W | 0 | Global BITS Enable - G.703 Section 13 Receiver When this bit is set to '1', the CDR block of the receiver is configured to accept a waveform as described in Section 13 of ITU-T G.703 on all channels. 0 = Normal E1 (Equalizer Bit Settings - EQC[4:0]) 1 = All channel Enable Receive Section 13 Synchronous Signal. | | | | | | | | | | | | | | | |
| 5-4 | Gauge [1:0] | R/W | 00 | Wire Gauge Selector [1:0]: This bit together with Guage0 bit (bit 4 within this register) are used to select the wire gauge size as shown in the table below. <table><tr><th>GAUGE1</th><th>GAUGE0</th><th>Wire Size</th></tr><tr><td>0</td><td>0</td><td>22 and 24 Gauge</td></tr><tr><td>0</td><td>1</td><td>22 Gauge</td></tr><tr><td>1</td><td>0</td><td>24 Gauge</td></tr><tr><td>1</td><td>1</td><td>26 Gauge</td></tr></table> | GAUGE1 | GAUGE0 | Wire Size | 0 | 0 | 22 and 24 Gauge | 0 | 1 | 22 Gauge | 1 | 0 | 24 Gauge | 1 | 1 | 26 Gauge |
| GAUGE1 | GAUGE0 | Wire Size | | | | | | | | | | | | | | | | | |
| 0 | 0 | 22 and 24 Gauge | | | | | | | | | | | | | | | | | |
| 0 | 1 | 22 Gauge | | | | | | | | | | | | | | | | | |
| 1 | 0 | 24 Gauge | | | | | | | | | | | | | | | | | |
| 1 | 1 | 26 Gauge | | | | | | | | | | | | | | | | | |
| 3 | E1 Arbitrary Enable | | | E1 Arbitrary Mode Enable This bit is used to enable the Arbitrary Pulse Generators for shaping the transmit pulse shape for E1 mode. If this bit is set to "1", all 2 channels will be configured for the Arbitrary Mode. However, the pulse shape is individually controlled by programming the 8 transmit pulse shape segments (channel registers 0xNf08 through 0xNf0F) "0" = Disabled (Normal E1 Pulse Shape ITU G.703) "1" = Arbitrary Pulse Enabled | | | | | | | | | | | | | | | |
| 2 | RXMUTE | R/W | 0 | Receive Output Mute: This bit permits the user to configure the Receive E1 Block to automatically pull its Recovered Data Output pins to GND anytime (and for the duration that) the Receive E1 LIU Block declares the LOS defect condition. In other words, if this feature is enabled, the Receive E1 LIU Block will automatically "mute" the Recovered data that is being routed to the Receive E1 Framer block anytime (and for the duration that) the Receive E1 LIU Block declares the LOS defect condition. 0 – Disables the "Muting upon LOS" feature. 1 – Enables the "Muting upon LOS" feature. NOTE: The receive clock is not muted when this feature is enabled. | | | | | | | | | | | | | | | |

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 169: LIU GLOBAL CONTROL REGISTER 1 (LIUGCR1)

HEX ADDRESS: 0x0FE1

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|-------------------------|------|---------|---|
| 1 | EXLOS | | | Extended LOS Enable: This bit allows users to extend the number of zeros at the receive input of each channel before RLOS is declared. When Extended LOS is enabled, the Receive E1 LIU Block will declare RLOS condition when it receives 4096 number of consecutive zeros at the receive input. When Extended LOS is disabled, the Receive E1 LIU Block will declare RLOS condition when it receives 175 number of consecutive zeros at the receive input. 0 = Disables the Extended LOS Feature. 1 = Enables the Extended LOS Feature. |
| 0 | $\overline{\text{ICT}}$ | R/W | 0 | In-Circuit-Testing Enable: This bit allows users to tristate the output pins of all channels for in-circuit testing purposes. When In-Circuit-Testing is enabled, all output pins of the XRT86VX38A are "Tri-stated". When In-Circuit-Testing is disabled, all output pins will resume to normal condition. 0 = Disables the In-Circuit-Testing Feature. 1 = Enables the In-Circuit-Testing Feature. |

TABLE 170: LIU GLOBAL CONTROL REGISTER 2 (LIUGCR2)

HEX ADDRESS: 0x0FE2

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|--------------|------|---------|-------------------------|
| 7 | Force to "0" | R/W | 0 | Set to "0" |
| 6-0 | Reserved | R/W | 0 | These Bits Are Not Used |

TABLE 171: LIU GLOBAL CONTROL REGISTER 3 (LIUGCR3)

HEX ADDRESS: 0x0FE4

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------|---------|--------------------------|
| 7-0 | Reserved | R/W | 0 | These Bits are Not Used. |

TABLE 172: LIU GLOBAL CONTROL REGISTER 4 (LIUGCR4)

HEX ADDRESS: 0x0FE9

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------|------------------------------------|------|---------|---|-------------|------------------------------------|------|----------|------|----------|-------------|----------|------|----------|------|----------|------|----------|------|----------|------|-----------|------|----------|------|----------|------|----------|
| 7-4 | Reserved | R/W | 0 | | | | | | | | | | | | | | | | | | | | | | | | | |
| 3-0 | CLKSEL[3:0] | R/W | 0001 | <p>Clock Select Input [3:0]</p> <p>These four bits allow users to select the programmable input clock rates for the MCLKIN input pin, according to the table below.</p> <table><tr><th>CLKSEL[3:0]</th><th>CLOCK RATE OF THE MCLKIN INPUT PIN</th></tr><tr><td>0000</td><td>2.048MHz</td></tr><tr><td>0001</td><td>1.544MHz</td></tr><tr><td>0010 - 0111</td><td>Reserved</td></tr><tr><td>1000</td><td>4.096MHz</td></tr><tr><td>1001</td><td>3.088MHz</td></tr><tr><td>1010</td><td>8.192MHz</td></tr><tr><td>1011</td><td>6.176MHz</td></tr><tr><td>1100</td><td>16.384MHz</td></tr><tr><td>1101</td><td>12.352MH</td></tr><tr><td>1110</td><td>2.048MHz</td></tr><tr><td>1111</td><td>1.544MHz</td></tr></table> <p>NOTE: User must provide any one of the above clock frequencies to the MCLKIN input pin for the device to be functional.</p> | CLKSEL[3:0] | CLOCK RATE OF THE MCLKIN INPUT PIN | 0000 | 2.048MHz | 0001 | 1.544MHz | 0010 - 0111 | Reserved | 1000 | 4.096MHz | 1001 | 3.088MHz | 1010 | 8.192MHz | 1011 | 6.176MHz | 1100 | 16.384MHz | 1101 | 12.352MH | 1110 | 2.048MHz | 1111 | 1.544MHz |
| CLKSEL[3:0] | CLOCK RATE OF THE MCLKIN INPUT PIN | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 | 2.048MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0001 | 1.544MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0010 - 0111 | Reserved | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1000 | 4.096MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1001 | 3.088MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1010 | 8.192MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1011 | 6.176MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1100 | 16.384MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1101 | 12.352MH | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1110 | 2.048MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1111 | 1.544MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | |

TABLE 173: LIU GLOBAL CONTROL REGISTER 5 (LIUGCR5)

HEX ADDRESS: 0x0FEA

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------|------------|---------|---|
| 7-1 | Reserved | - | 0 | These bits are reserved |
| 0 | GCHIS0 | RUR/ WC | 0 | Global Channel 0 Interrupt Status Indicator This Reset-Upon-Read bit field indicates whether or not an interrupt has occurred on Channel 0 within the XRT86VX38A device since the last read of this register. 0 = Indicates that No interrupt has occurred on Channel 0 within the XRT86VX38A device since the last read of this register. 1 = Indicates that an interrupt has occurred on Channel 0 within the XRT86VX38A device since the last read of this register. |

TABLE 174: LIU TRANSMIT BITS ENABLE (LIUTXBITSN)

HEX ADDRESS: 0x0FF0

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------------------|------|---------|---|
| 7 | Ch. 7 Tx BITS Enable | R/W | 0 | These bits control the Transmit BITS enable feature for each channel. Each channel's Tx BITS operation can be controlled independently from the other channels. 0 - Disable the Transmit BITS feature. 1 - Enable the Transmit BITS feature. NOTES: 1. The global Transmit BITS enable is found in the LIUGCR1, Register 0x0FE1 bit 7 |
| 6 | Ch. 6 Tx BITS Enable | R/W | 0 | |
| 5 | Ch.5 Tx BITS Enable | R/W | 0 | |
| 4 | Ch.4 Tx BITS Enable | R/W | 0 | |
| 3 | Ch.3 Tx BITS Enable | R/W | 0 | |
| 2 | Ch.2 Tx BITS Enable | R/W | 0 | |
| 1 | Ch.1 Tx BITS Enable | R/W | 0 | |
| 0 | Ch.0 Tx BITS Enable | R/W | 0 | |

TABLE 175: LIU RECEIVE BITS ENABLE (LIURXBITSN)

HEX ADDRESS: 0x0FF1

| BIT | FUNCTION | TYPE | DEFAULT | DESCRIPTION-OPERATION |
|-----|----------------------|------|---------|---|
| 7 | Ch. 7 Rx BITS Enable | R/W | 0 | These bits control the Receive BITS enable feature for each channel. Each channel's Rx BITS operation can be controlled independently from the other channels. 0 - Disable the Receive BITS feature. 1 - Enable the Receive BITS feature. NOTES: 1. The global Receive BITS enable is found in the LIUGCR1, Register 0x0FE1 bit 6 |
| 6 | Ch. 6 Rx BITS Enable | R/W | 0 | |
| 5 | Ch.5 Rx BITS Enable | R/W | 0 | |
| 4 | Ch.4 Rx BITS Enable | R/W | 0 | |
| 3 | Ch.3 Rx BITS Enable | R/W | 0 | |
| 2 | Ch.2 Rx BITS Enable | R/W | 0 | |
| 1 | Ch.1 Rx BITS Enable | R/W | 0 | |
| 0 | Ch.0 Rx BITS Enable | R/W | 0 | |


ORDERING INFORMATION

| PRODUCT NUMBER | PACKAGE | OPERATING TEMPERATURE RANGE |
|-----------------|------------------------------------|-----------------------------|
| XRT86VX38AIB256 | 256 Pin Fine Pitch Ball Grid Array | -40°C to +85°C |
| XRT86VX38AIB329 | 329 Pin Fine Pitch Ball Grid Array | -40°C to +85°C |


PACKAGE DIMENSIONS FOR 256 PIN FINE PITCH BALL GRID ARRAY

256 Fine Pitch Ball Grid Array (17.0 mm x 17.0 mm, fpBGA)

Rev. 1.00



(A1 corner feature is mfg option)



Note: The control dimension is in millimeter.


| SYMBOL | INCHES | | MILLIMETERS | |
|--------|-----------|-------|-------------|-------|
| | MIN | MAX | MIN | MAX |
| A | 0.058 | 0.070 | 1.48 | 1.78 |
| A1 | 0.013 | 0.017 | 0.33 | 0.43 |
| A2 | 0.045 | 0.053 | 1.15 | 1.35 |
| D | 0.661 | 0.677 | 16.80 | 17.20 |
| D1 | 0.591 BSC | | 15.00 BSC | |
| b | 0.020 | 0.024 | 0.50 | 0.60 |
| e | 0.039 BSC | | 1.00 BSC | |

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION


PACKAGE DIMENSIONS FOR 329 PIN FINE PITCH BALL GRID ARRAY

329 Fine Pitch Ball Grid Array (17.0 mm x 17.0 mm, fpBGA)

Rev. 1.00



(A1 corner feature is mfg option)



Note: The control dimension is in millimeter.

| SYMBOL | INCHES | | MILLIMETERS | |
|--------|-----------|-------|-------------|-------|
| | MIN | MAX | MIN | MAX |
| A | 0.056 | 0.067 | 1.43 | 1.71 |
| A1 | 0.010 | 0.014 | 0.26 | 0.36 |
| A2 | 0.046 | 0.053 | 1.17 | 1.35 |
| D | 0.663 | 0.675 | 16.85 | 17.15 |
| D1 | 0.567 BSC | | 14.40 BSC | |
| b | 0.014 | 0.018 | 0.36 | 0.46 |
| e | 0.031 BSC | | 0.80 BSC | |

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION**REVISION HISTORY**

| REVISION # | DATE | DESCRIPTION |
|------------|-----------|---|
| 1.0.0 | July 2013 | Initial release of the XRT86VX38A E1 Register Description Datasheet. ^{ECN 1333-26} |

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2013 EXAR Corporation

Datasheet July 2013.

Send your technical inquiry with technical details to our email hotline: commtechsupport@exar.com.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.