

FR Family FR81S 32-Bit Microcontroller

This series is Cypress 32-bit microcontroller designed for automotive and industrial control applications. It contains the FR81S CPU that is compatible with the FR family. The FR81S has a high level performance among the Cypress FR family by enhancing CPU instruction pipeline and load store processing, and improving internal bus transfer. It is best suited for application control for automotive.

Features

FR81S CPU Core

- ■32-bit RISC, load/store architecture, pipeline 5-stage structure
- Maximum operating frequency:

128 MHz (Source oscillation = 4.0 MHz and 32 multiplied (PLL clock multiplication system))

It shows maximum CPU frequency of series. The specification of each part number can be referred in "Product Lineup" and "Electrical Characteristics."

- ■General-purpose register : 32 bits ×16 sets
- 16-bit fixed length instructions (basic instruction), 1 instruction per cycle
- ■Instructions appropriate to embedded applications
 - □ Memory-to-memory transfer instruction
 - ☐ Bit processing instruction
 - □ Barrel shift instruction etc.
- ■High-level language support instructions
 - □ Function entry/exit instructions
 - □ Register content multi-load and store instructions
- ■Bit search instructions
 - □ Logical 1 detection, 0 detection, and change-point detection
- ■Branch instructions with delay slot
 - $\hfill\square$ Reduced overhead during branch process
- Register interlock function
 - □ Easy assembler writing
- ■The support at the built-in / instruction level of the multiplier
 - □ Signed 32-bit multiplication : 5 cycles
 - □ Signed 16-bit multiplication: 3 cycles
- ■Interrupt (PC/PS saving)
 - ☐ 6 cycles (16 priority levels)
- The Harvard architecture allows simultaneous execution of program and data access.
- ■Instruction compatibility with the FR Family
- ■Built-in memory protection function (MPU)
 - □ Eight protection areas can be specified commonly for instructions and the data.
 - Control access privilege in both privilege mode and user mode.
- ■Built-in FPU (floating point arithmetic)
 - □ IEEE754 compliant
 - ☐ Floating-point register 32-bit x 16 sets

Peripheral Functions

- ■Clock generation (equipped with SSCG function)
 - ☐ Main oscillation (4MHz)
- ☐ Sub oscillation (32kHz) or none sub oscillation
- □ PLL multiplication rate: 1 to 32 times
- ■Built-in Program flash memory capacity 2048 + 64KB (series maximum)
- ■Built-in Data flash memory capacity(WorkFlash) 64KB
- ■Built-in RAM capacity

□ Main RAM 192KB (Series maximum)
□ Sub RAM (on AHB) 64KB (Series maximum)

□ Backup RAM 8KB

■General-purpose ports (5V Pin): 63

(dual clock products: 61)

□ Included I²C pseudo open drain support ports : 4

- ■General-purpose ports (3V Pin): 93
 - □ Included 48 combined external bus interface (For GDC external memory I/F)
- ■External bus interface
 - ☐ GDC external memory for I/F use
 - □ 25-bit address, 16-bit data
- □ Power supply voltage fixed to 3.3V
- ■DMA Controller
 - □ Up to 16 channels can be started simultaneously.
 - □ 2 transfer factors (Internal peripheral request and software)
- ■A/D converter (successive approximation type)

□ 8/10-bit resolution : 32 channels

□ Conversion time : 3µs

- ■External interrupt input: 16 channels
- Level ("H" / "L"), or edge detection (rising or falling) enabled
- ■LIN-UART
 - □ 6 channels, ch.2 to ch.7
 - □ UART, synchronous mode, LIN-UART mode is selectable.
 - □ LIN protocol Revision 2.1 is supported
 - □ SPI (Serial Peripheral Interface) supported (synchronous mode)
 - □ Full-duplex double buffering system
 - ☐ LIN synch break detection (linked to the input capture)
 - □ Built-in dedicated baud rate generator
 - □ DMA transfer support

Cypress Semiconductor CorporationDocument Number: 002-04727 Rev. *B

198 Champion Court •

San Jose, CA 95134-1709

408-943-2600

Revised December 1, 2017



- Multi-function serial communication (built-in transmission/reception FIFO memory) :
 - □ 2 channels for MB91F591/2/4/6/7/9
 - □ 6 channels for MB91F59A/B
 - < UART (Asynchronous serial interface) >
 - Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
 - Parity or no parity is selectable.
 - · Built-in dedicated baud rate generator
 - An external clock can be used as the transfer clock
 - · Parity, frame, and overrun error detect functions provided
 - DMA transfer support
 - <CSIO (Synchronous serial interface) >
 - Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
 - SPI supported; master and slave systems supported; 5 to 9-bit data length can be set.
 - Built-in dedicated baud rate generator (Master operation)
 - An external clock can be entered. (Slave operation)
 - Overrun error detect function is provided
 - DMA transfer support
 - <LIN-UART (Asynchronous Serial Interface for LIN) >
 - Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
 - LIN protocol Revision 2.1 supported
 - Master and slave systems supported
 - · Framing error and overrun error detection
 - LIN synch break generation and detection; LIN synch delimiter generation
 - · Built-in dedicated baud rate generator
 - · An external clock can be adjusted by the reload counter
 - DMA transfer support

$< I^2C >$

- ch.0 and ch.1 only supported
- Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
- Standard mode (Max. 100kbps) / high-speed mode (Max. 400kbps) supported
- DMA transfer supported (for transmission only)
- ■CAN Controller (C-CAN): 3 channels
 - ☐ Transfer speed: Up to 1Mbps
 - ☐ 64-transmission/reception message buffering : 1 channel, 32-transmission/reception message buffering : 2 channels
- ■Up/down counter: 16-bit x 3 channels for MB91F59A/B
- ■PPG: 16-bit x 24 channels
- ■Reload timer:
 - □ 16-bit x 4 channels for MB91F591/2/4/6/7/9
 - □ 16-bit × 8 channels for MB91F59A/B

■Free-run timer:

- □ 32-bit × 2 channels (Can select each channel for input capture, output compare) for MB91F591/2/4/6/7/9
- □ 32-bit × 2 channels (LSYN (LIN synch field detection) for exclusive input capture) for MB91F591/2/4/6/7/9
- □ 32-bit x 8 channels (Can select ch.0, 1, 2, and 3 for input capture, output compare) for MB91F59A/B

■Input capture :

- □ 32-bit x 6 channels (linked to the free-run timer) for MB91F591/2/4/6/7/9
- □ 32-bit x 2 channels (linked to the free-run timer) LSYN (LIN synch field detected) Exclusive for MB91F591/2/4/6/7/9
- □ 32-bit x 12 channels (linked to the free-run timer) LSYN (LIN synch field detected) for MB91F59A/B
- ■Output compare : 32-bit × 4 channels (linked to the free-run timer)
- ■Sound generator: 5 channels
 - ☐ Frequency and amplitude sequencers provided
- Stepping motor controller: 6 channels
 - □ 8/10-bit PWM
 - ☐ High current output supported (4 lines × 6 channels)
 - ☐ Can refer back electromotive force using pin-shared A/D converter
- Real-time clock (RTC) (for day, hours, minutes, seconds)
 - ☐ Main/sub oscillation frequency can be selected for the operation clock (dual product only)
- Calibration: The hardware watchdog for CR oscillation drive and real-time clock (RTC) for sub clock drive (dual product only)
 - ☐ The CR oscillation frequency can be trimmed
 - ☐ The main clock to sub clock (dual product only) ratio can be corrected by setting the real-time clock prescaler
- ■Clock Supervisor
 - □ Monitoring abnormality (damage of crystal etc.) of sub oscillation (32kHz) (two system clock kinds) of the outside and main oscillation (4 MHz)
 - □ When abnormality is detected, it switches to the CR clock.
- ■Base timer: 2 channels
- □ 16-bit timer
- □ Any of four PWM/PPG/PWC/reload timer functions can be selected and used
- ☐ As for the functions of PWC and reload timer, 2 channels of cascade mode can be used as 32-bit timer.
- ■CRC generation
- ■Watchdog timer
 - □ Hardware watchdog
 - □ Software watchdog
- ■NMI
- ■Interrupt controller
- ■Interrupt request batch read
 - □ Multiple interrupts from peripherals can be read by a series of registers.



- ■I/O relocation
 - □ Peripheral function pins can be reassigned.
- ■Low-power consumption mode
 - □ Sleep / Stop / Watch / Sub RUN mode
 - □ Stop (power shutdown) / Watch (power shutdown) mode
 - ☐ GDC part self-support power supply
- ■Power on reset
- Low-voltage detection reset(external low-voltage detection)
- Low-voltage detection reset(internal low-voltage detection)
- - □ Internal/memory frequency: 81MHz
 - \square The resolution of the display which can support : 800 × 480 at the maximum

Screen overlay of five simultaneous layers at the maximum

Size of the resolution which can be supported varies depending on color format.

- □ Analog video input (NTSC)
- □ Digital video input (RGB666/555)
- ☐ YUV input (BT.656)
- □ Video image expansion/reduction /invert function is supported
- □ RGB Digital output (6-bit × 3)
- ☐ Built-in 2D rendering engine The line drawing is supported. The Bitblt function is supported. Display list operation is supported 8bpp indirect color ARGB-1555 direct color Alpha blending, anti-aliasing

□ Built-in Sprite engine

Equipped with automatic display function when booted Maximum of 512 sprites are supported 32 special sprites capable of automatic animation are

supported.

The command list execution is supported.

1bpp, 2bpp, 4bpp, 8bpp indirect color ARGB-1555, RGB-565, ARGB-8888 direct color

The color format for each sprite can be set. Horizontal invert, Vertical invert

Alpha blending

- □ Built-in memory
 - 800KB(MB91F591/2/4/6/7/9)
- 1792KB(MB91F59A/B)
- □ HS-SPI(MB91F59A/B)
- Device Package: LQFP-208, HQFP-208*, BGA320, TEQFP-208*
- ■CMOS 90nm Technology
- ■Power supplies
 - □ 5V/3.3V Power supply
- ☐ The internal 1.2V is generated from 5V/3.3V with the voltage step-down circuit.
- □ I/O of an external bus and GDC, 3.3V power supply used.
- ☐ For other I/O, 5V power supply used.
- ☐ If 2 power supplies are used, they must turn on in the specified sequence (5V \rightarrow 3.3V).

^{*:} Under consideration. For detailed information about mount conditions, contact your sales representative.



Contents

1. Product Lineup	5
2. Pin Assignment	11
2.1 Pin Assignment (MB91F591/2/4/6/7/9 Single Clock Product)	11
2.2 Pin Assignment (MB91F591/2/4/6/7/9 dual Clock Product)	12
2.3 Pin Assignment (MB91F59A/B Single Clock Product)	13
2.4 Pin Assignment (MB91F59A/B dual Clock Product)	14
2.5 Pin Assignment (BGA Product)	15
3. Pin Description	
3.1 Pin Description of LQFP-208/TEQFP-208	16
3.2 MB91F59A/B (BGA320)	30
4. I/O Circuit Type	45
5. Handling Precautions	50
5.1 Precautions for Product Design	50
5.2 Precautions for Package Mounting	51
5.3 Precautions for Use Environment	52
6. Handling Devices	53
7. Block Diagram	56
8. Memory Map	58
9. I/O Map	68
10. Interrupt Vector Table	106
11. Electrical Characteristics	109
11.1 Absolute Maximum Ratings	109
11.2 Recommended Operating Conditions	111
11.3 DC Characteristics	112
11.4 AC Characteristics	119
11.4.1 Main Clock Timing	
11.5 A/D Converter	163
11.5.1 Electrical Characteristics	163
11.5.2 Definition of A/D Converter Terms	164
11.5.3 Notes on Using A/D Converter	166
11.6 Flash Memory	167
11.6.1 Electrical Characteristics	
11.6.2 Notes	167
12. Ordering Information	168
13. Package Dimensions	169
14. Major Changes	172
Document History	173
Sales, Solutions, and Legal Information	174
Products	
PSoC® Solutions	174
Cypress Developer Community	174
Technical Support	174



1. Product Lineup

Item	Product	MB91F591B/BS	MB91F591BH/BHS				
CPU core		FR81S					
Technology		90nm					
Package		LQFP208					
Sub clock		Yes (Non-S series)					
		No (S series)					
Maximum CPU operatin		80MHz					
Maximum GDC operating	ng frequency	81MHz					
Built-in CR oscillator		100kHz					
System clock		On chip PLL					
Flash	Main	576KB					
1 10311	Work	64KB					
RAM	Main	40KB					
	Backup	8KB					
VRAM		260KB					
Watchdog timer		1ch Hardware					
-		1ch Software	I				
Clock supervisor		Initial value "ON"	Initial value "OFF"				
Low-voltage detection re		Yes					
(External low-voltage de							
Low-voltage detection re		Yes					
(Internal low-voltage det	ection)	Yes					
NMI function DMA Controller							
DIVIA CONTROller		16ch					
CAN		1ch (64msg) 2ch (32msg)					
LIN-UART		6ch					
Multi-function Serial Inte	erface	2ch					
A/D converter (8bit/10bir		1unit/32ch					
Reload timer(16bit)	•	4ch					
Base timer(16bit)		2ch					
Free-run timer(32bit)		2ch					
Input capture(32bit)		6ch					
Output compare(32bit)		4ch					
PPG timer(16bit)		24ch					
Sound generator		5ch					
Real-time clock		Yes					
External interrupt		16ch					
CR/SUB compensation	function	Yes					
CRC generation		Yes					
Stepping motor control		6ch					
Stop mode (including po	ower shut-off)	Supported					
Power supply voltage		MICOM: 4.5V to 5.5V GDC: 3.0V to 3.6V					
Operating temperature		-40°C to +105°C					
Allowable power [mW]		1250					
Others		Flash product					
On chip debugger		Yes					



Item	Product		MB91F592BH	MB91F594B	MB91F594BH					
1.5		/BS	/BHS	/BS	/BHS					
CPU core		FR81S								
Technology		90nm								
Package		LQFP208								
Sub clock		Yes (Non-S series No (S series))							
Maximum CPU oper frequency	ating	80MHz								
Maximum GDC oper frequency	rating	81MHz								
Built-in CR oscillator		100kHz								
System clock		On chip PLL								
•	Main	576KB		1088KB						
Flash	Work	64KB								
	Main	40KB		64KB						
RAM	Backup	8KB		1.						
VRAM		800KB								
		1ch Hardware								
Watchdog timer		1ch Software	T	T	T					
Clock supervisor		Initial value "ON"	Initial value "OFF"	Initial value "ON"	Initial value "OFF"					
Low-voltage detection (External low-voltage		Yes								
Low-voltage detection (Internal low-voltage	on reset	Yes								
NMI function		Yes								
DMA Controller		16ch								
		1ch (64msg)								
CAN		2ch (32msg)								
LIN-UART		6ch								
Multi-function Serial	Interface	2ch								
A/D converter (8bit/1		1unit/32ch								
Reload timer(16bit)		4ch								
Base timer(16bit)		2ch								
Free-run timer(32bit)	2ch								
Input capture(32bit)	,	6ch								
Output compare(32b	oit)	4ch								
PPG timer(16bit)		24ch								
Sound generator		5ch								
Real-time clock		Yes								
External interrupt		16ch								
CR/SUB compensat	ion function	Yes								
CRC generation	ion randian	Yes								
Stepping motor cont	rol	6ch								
Stop mode (including										
shut-off)	g power	Supported								
Power supply voltag	e	MICOM:4.5V to 5.5V GDC:3.0V to 3.6V								
Operating temperatu	Ire	-40°C to +105°C								
Allowable power [m\		1250								
Others	/ v]	Flash product								
On chip debugger		Yes								
On chilp debugget		169								



	D 1 4				1						
Item	Product	MB91F596B /BS*	MB91F596BH /BHS*	MB91F597B /BS*	MB91F597BH /BHS*						
CPU core		FR81S									
Technology		90nm									
Package		HQFP208									
Sub clock		Yes (Non-S series) No (S series)									
Maximum CPU ope frequency	erating	128MHz									
Maximum GDC ope	erating	81MHz									
Built-in CR oscillato	or	100kHz									
System clock		On chip PLL									
Floor	Main	576KB									
Flash	Work	64KB									
RAM	Main	40KB									
KAIVI	Backup	8KB									
VRAM		260KB		800KB							
Watchdog timer		1ch Hardware 1ch Software									
Clock supervisor		Initial value "ON"	Initial value "OFF"	Initial value	Initial value "OFF"						
Low-voltage detect (External low-voltage detection)	ge	Yes									
Low-voltage detect (Internal low-voltag detection)		Yes									
NMI function		Yes									
DMA Controller		16ch									
CAN		1ch (64msg) 2ch (32msg)									
LIN-UART		6ch									
Multi-function Seria	al	2ch									
A/D converter (8bit	/10bit)	1unit/32ch									
Reload timer(16bit))	4ch									
Base timer(16bit)		2ch									
Free-run timer(32b	it)	2ch									
Input capture(32bit)	6ch									
Output compare(32		4ch									
PPG timer(16bit)		24ch									
Sound generator		5ch									
Real-time clock		Yes									
External interrupt		16ch									
CR/SUB compensation	ation	Yes									
CRC generation		Yes									
Stepping motor cor	ntrol	6ch									
Stop mode (including power sh		Supported									
Power supply volta		MICOM:4.5V to 5.5V GDC:3.0V to 3.6V									
Operating tempera	ture	-40°C to +105°C									
Allowable power [m		2500									
Others	,	Flash product									
On chip debugger		Yes									
C. To the accordage		1.00									

^{*:} Under consideration. For detailed information about mount conditions, contact your sales representative.



Item	Product	MB91F599B/BS*	MB91F599BH/BHS*					
CPU core		FR81S						
Technology		90nm						
Package		HQFP208						
		Yes (Non-S series)						
Sub clock		No (S series)						
Maximum CPU operatin	g frequency	128MHz						
Maximum GDC operating	ng frequency	81MHz						
Built-in CR oscillator		100kHz						
System clock		On chip PLL						
Flash	Main	1088KB						
Flash	Work	64KB						
RAM	Main	64KB						
RAIVI	Backup	8KB						
VRAM	•	800KB						
Watchdog timer		1ch Hardware						
Watchdog timer		1ch Software						
Clock supervisor		Initial value "ON"	Initial value "OFF"					
Low-voltage detection re	eset	Yes						
(External low-voltage de	etection)	res						
Low-voltage detection re	eset	Yes						
(Internal low-voltage det	tection)							
NMI function		Yes						
DMA Controller		16ch						
CAN		1ch (64msg)						
		2ch (32msg)						
LIN-UART		6ch						
Multi-function Serial Inte		2ch						
A/D Converter (8bit/10bi	it)	1unit/32ch						
Reload timer(16bit)		4ch						
Base timer(16bit)		2ch						
Free-run timer(32bit)		2ch						
Input capture(32bit)		6ch						
Output compare(32bit)		4ch						
PPG timer(16bit)		24ch						
Sound generator		5ch						
Real-time clock		Yes						
External interrupt		16ch						
CR/SUB compensation	function	Yes						
CRC generation		Yes						
Stepping motor control		6ch						
Stop mode (including po	ower shut-off)	Supported						
Power supply voltage		MICOM:4.5V to 5.5V						
		GDC:3.0V to 3.6V						
Operating temperature		-40°C to +105°C						
Allowable power [mW]		2500						
Others		Flash product						
On chip debugger		Yes						

^{*:} Under consideration. For detailed information about mount conditions, contact your sales representative.



Item	Product		MB91F59ACH /F59ACHS	MB91F59BC /F59BCS	MB91F59BCH /F59BCHS					
CPU core		FR81S								
Technology		90nm								
Package		BGA320/TEQFP-208* ¹								
Sub clock		Yes (Non-S series No (S series)								
Maximum CPU ope	erating	128MHz								
frequency Maximum GDC ope	erating	81MHz								
frequency Built-in CR oscillato	·r	100kHz								
System clock	vi	On chip PLL								
System clock	Main	1600KB		2112KB						
Flash	Work*2	64KB		ZIIZND						
	Main	192KB								
		IBZND								
RAM	Sub on AHB	64KB								
\ /D 4 1 4	Backup	8KB								
VRAM		1792KB								
Watchdog timer		1ch Hardware 1ch Software		1						
Clock supervisor		Initial value "ON"	Initial value "OFF"	Initial value "ON"	Initial value "OFF"					
Low-voltage detecti (External low-voltage		Yes								
Low-voltage detecti (Internal low-voltage		Yes								
NMI function	,	Yes								
DMA Controller		16ch								
CAN		1ch (64msg) 2ch (32msg)								
LIN-UART		6ch								
Multi-function Seria	I Interface	6ch ⁻³								
High Speed SPI (G		Yes								
A/D converter (8bit/		1unit/32ch								
Up/down counter(1)		3ch								
Reload timer(16bit)	02.1)	8ch								
Base timer(16bit)		2ch								
Free-run timer(32bi	t)	8ch								
Input capture(32bit)		12ch								
Output compare(32		4ch								
PPG timer(16bit)	<u>.</u>	24ch								
Sound generator		5ch								
Real-time clock										
		Yes								
External interrupt	tion function	16ch								
CR/SUB compensation	uon function	Yes								
Stepping motor con	itrol	Yes								
Stop mode (includir		6ch Supported								
shut-off) Power supply voltage	ge	MICOM:4.5V to 5.5V GDC:3.0V to 3.6V								
Operating temperat	IIIA	-40°C to +105°C								
Allowable power [m										
Others	1 V V J	2500								
Utners JTAG Boundary Sc	an Test	Flash product Yes								
<u> </u>			A package products)							
On chip debugger		Yes								



^{*1:}Under consideration.

Main difference of functionality between MB91F594 and MB91F59B

Part	Item	MB91F594	MB91F59B
	FLASH (main)	1088KB	2112KB
	RAM (Main)	64KB	192KB
	RAM (Sub on AHB)	-	64KB
	Multi-function Serial Interface	2ch	6ch
	Free-run timer	2ch	8ch
MCU part	Input Capture	6ch	12ch
WCO part	Reload timer	4ch	8ch
	Up/down counter	-	3ch
	Package	LQFP208	BGA320/TEQPF-208*
	JTAG Boundary Scan Test	-	Yes (Only support BGA package products)
CDC port	VRAM	800KB	1792KB
GDC part	High Speed SPI	-	Yes

^{*:} Under consideration.


^{*2:} Start address of Work Flash memory is different between MB91F591/2/4/6/7/9 and MB91F59A/B.

^{*3:} I²C is supported with ch.0 and ch.1 only.




2. Pin Assignment

2.1 Pin Assignment (MB91F591/2/4/6/7/9 Single Clock Product)






2.2 Pin Assignment (MB91F591/2/4/6/7/9 dual Clock Product)






2.3 Pin Assignment (MB91F59A/B Single Clock Product)





2.4 Pin Assignment (MB91F59A/B dual Clock Product)





2.5 Pin Assignment (BGA Product)

A	1	2	3	4	5	6	7	8	(T 9	OP 10			13	14	15	16	17	18	19	20	
А	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	Α
В	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	21	В
С	75	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	95	22	С
D	74	143	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	161	96	23	D
Е	73	142	203	256													219	162	97	24	Е
F	72	141	202	255		ı									ı		220	163	98	25	F
G	71	140	201	254	r		257	258	259	260	261	262	263	264			221	164	99	26	G
Н	70	139	200	253	•		284	285	286	287	288	289	290	265			222	165	100	27	Н
J	69	138	199	252			283	304	305	306	307	308	291	266			223	166	101	28	J
K	68	137	198	251			282	303	316	317	318	309	292	267			224	167	102	29	K
L	67	136	197	250			281	302	315	320	319	310	293	268			225	168	103	30	L
М	66	135	196	249			280	301	314	313	312	311	294	269			226	169	104	31	М
N	65	134	195	248			279	300	299	298	297	296	295	270			227	170	105	32	N
Р	64	133	194	247			278	277	276	275	274	273	272	271			228	171	106	33	Р
R	63	132	193	246	·												229	172	107	34	R
Т	62	131	192	245				ı	ı	ı							230	173	108	35	Т
U	61	130	191	244	243	242	241	240	239	238	237	236	235	234	233	232	231	174	109	36	U
V	60	129	190	189	188	187	186	185	184	183	182	181	180	179	178	177	176	175	110	37	V
W	59	128	127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112	111	38	W
Υ	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	Υ
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	



3. Pin Description

3.1 Pin Description of LQFP-208/TEQFP-208

Pin No.	Pin Name	Polarity	I/O Circuit Types	Function ^{*2}
84	X0	_	L	Main clock oscillation input pin
83	X1	_	L	Main clock oscillation output pin
171 (dual clock product)	X0A	_	N	Sub clock oscillation input pin
172 (dual clock product)	X1A	_	N	Sub clock oscillation output pin
171 (single clock product)	P137	_	А	General-purpose I/O port
172 (single clock product)	P136	_	А	General-purpose I/O port
97	NMIX	N	F1	Non-masking interrupt input pin
87	RSTX	N	F1	External reset input pin
86	MD0	_	Р	Mode pin 0
85	MD1	_	Р	Mode pin 1
169	MD2	_	F2	Mode pin 2
	P000	_	0	General-purpose I/O port (3V pin)
	D0	_		External bus · Data bit0 I/O pin
	SIN2_1	_		LIN-UART ch.2 serial data input pin (1)
	TIN0_2	_		Reload timer ch.0 event input pin (2)
	PPG0	_		PPG ch.0 output pin
	P001	_		General-purpose I/O port (3V pin)
	D1	_		External bus · Data bit1 I/O pin
28	SOT2_1	_	0	LIN-UART ch.2 serial data output pin (1)
	TIN1_2	_		Reload timer ch.1 event input pin (2)
	PPG1	_		PPG ch.1 output pin
	P002	_		General-purpose I/O port (3V pin)
	D2	_		External bus · Data bit2 I/O pin
29	SCK2_1	_	0	LIN-UART ch.2 clock I/O pin (1)
	TIN2_2	_		Reload timer ch.2 event input pin (2)
	PPG2	_		PPG ch.2 output pin
	P003	_		General-purpose I/O port (3V pin)
	D3	_		External bus · Data bit3 I/O pin
30	SIN3_1	_	0	LIN-UART ch.3 serial data input pin (1)
	TIN3_2	_		Reload timer ch.3 event input pin (2)
	PPG3	_		PPG ch.3 output pin
	P004	-		General-purpose I/O port (3V pin)
	D4	-		External bus · Data bit4 I/O pin
31	SOT3_1	_	О	LIN-UART ch.3 serial data output pin (1)
	TOT0_2	-		Reload timer ch.0 output pin (2)
	PPG4	_		PPG ch.4 output pin



Pin No.	Pin Name	Polarity	I/O Circuit Types	Function*2
	P005	_		General-purpose I/O port (3V pin)
	D5	_		External bus · Data bit5 I/O pin
32	SCK3_1	_	0	LIN-UART ch.3 clock I/O pin (1)
	TOT1_2	_		Reload timer ch.1 output pin (2)
	PPG5	_		PPG ch.5 output pin
	P006	_		General-purpose I/O port (3V pin)
22	D6	_		External bus · Data bit6 I/O pin
33	TOT2_2	_	0	Reload timer ch.2 output pin (2)
	PPG6	_		PPG ch.6 output pin
	P007	_		General-purpose I/O port (3V pin)
0.4	D7	_		External bus · Data bit7 I/O pin
34	TOT3_2	_	0	Reload timer ch.3 output pin (2)
	PPG7	_		PPG ch.7 output pin
0.5	P010	_		General-purpose I/O port (3V pin)
35	D8	_	0	External bus · Data bit8 I/O pin
	P011	_		General-purpose I/O port (3V pin)
38	D9	_	О	External bus · Data bit9 I/O pin
	ROUT0	_		Display digital R0 output pin
	P012	_		General-purpose I/O port (3V pin)
39	D10	_	o	External bus · Data bit10 I/O pin
	ROUT1	_	1	Display digital R1 output pin
	P013	_		General-purpose I/O port (3V pin)
40	D11	_	0	External bus · Data bit11 I/O pin
40	GOUT0	_	1	Display digital G0 output pin
	P014			General-purpose I/O port (3V pin)
41	D12	_	0	External bus · Data bit12 I/O pin
41	GOUT1	_	10	Display digital G1 output pin
	P015	_		General-purpose I/O port (3V pin)
42	D13	_	0	External bus · Data bit13 I/O pin
42	BOUT0	_		-
	P016	-		Display digital B0 output pin
40		-	-	General-purpose I/O port (3V pin)
43	D14	-	0	External bus · Data bit14 I/O pin
	BOUT1	_		Display digital B1 output pin
44	P017	-	0	General-purpose I/O port (3V pin)
	D15	-		External bus · Data bit15 I/O pin
45	P020	-	0	General-purpose I/O port (3V pin)
	WEX	_		External bus · Write enable output pin
46	P021	_	0	General-purpose I/O port (3V pin)
	CS0X	_		External bus · Chip select 0 output pin
47	P022	_	0	General-purpose I/O port (3V pin)
	CS1X	_		External bus · Chip select 1 output pin
48	P023	-	0	General-purpose I/O port (3V pin)
	REX	-		External bus · Read enable output pin
49	P024	-	0	General-purpose I/O port (3V pin)
50	P025	_	0	General-purpose I/O port (3V pin)
51	P026	_	0	General-purpose I/O port (3V pin)
<u> </u>	A00	_		External bus · Address bit0 output pin
54	P027	_	0	General-purpose I/O port (3V pin)
) -	A01 –			External bus · Address bit1 output pin



Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function*2
55	P030	_	0	General-purpose I/O port (3V pin)
	A02	_		External bus · Address bit2 output pin
56	P031	_	0	General-purpose I/O port (3V pin)
30	A03	_	O	External bus · Address bit3 output pin
57	P032	_	0	General-purpose I/O port (3V pin)
31	A04	_	O	External bus · Address bit4 output pin
58	P033	_	0	General-purpose I/O port (3V pin)
30	A05	_	O	External bus · Address bit5 output pin
59	P034	_	0	General-purpose I/O port (3V pin)
	A06	_		External bus · Address bit6 output pin
60	P035	_	0	General-purpose I/O port (3V pin)
00	A07	_	O	External bus · Address bit7 output pin
61	P036	_	0	General-purpose I/O port (3V pin)
01	A08	_	U	External bus · Address bit8 output pin
	P037	_		General-purpose I/O port (3V pin)
62	A09	_	0	External bus · Address bit9 output pin
	QSPI_SIO0	_		HS_SPI SDATA0 I/O pin(MB91F59A/B only)
	P040	_		General-purpose I/O port (3V pin)
63	A10	_	0	External bus · Address bit10 output pin
	QSPI_SIO1	_	1	HS_SPI SDATA1 I/O pin(MB91F59A/B only)
	P041	_	0	General-purpose I/O port (3V pin)
64	A11	_		External bus · Address bit11 output pin
	QSPI_SIO2	_		HS_SPI SDATA2 I/O pin(MB91F59A/B only)
	P042	_		General-purpose I/O port (3V pin)
65	A12	_	О	External bus · Address bit12 output pin
	QSPI_SIO3	_		HS_SPI SDATA3 I/O pin(MB91F59A/B only)
	P043	_		General-purpose I/O port (3V pin)
66	A13	_	0	External bus · Address bit13 output pin
	QSPI_CS0	_		HS_SPI SSEL0 Output pin(MB91F59A/B only)
	P044	_		General-purpose I/O port (3V pin)
67	A14	_	0	External bus · Address bit14 output pin
	QSPI_CS1	_		HS_SPI SSEL1 Output pin(MB91F59A/B only)
	P045	_		General-purpose I/O port (3V pin)
68	A15	_	0	External bus · Address bit15 output pin
	QSPI_CS2	_		HS_SPI SSEL2 Output pin(MB91F59A/B only)
	P046	_		General-purpose I/O port (3V pin)
69	A16	_	0	External bus · Address bit16 output pin
	QSPI_CS3	_		HS_SPI SSEL3 Output pin(MB91F59A/B only)
	P047	_		General-purpose I/O port (3V pin)
70	A17	_	О	External bus · Address bit17 output pin
	QSPI_CLK	_	1	HS_SPI SCLK Output pin(MB91F59A/B only)
	P050	_		General-purpose I/O port (3V pin)
74	A18	_	0	External bus · Address bit18 output pin
	P051	_	1_	General-purpose I/O port(3V pin)
75	A19	_	0	External bus · Address bit19 output pin
	P052	_		General-purpose I/O port(3V pin)
76	. 002	!	0	External bus · Address bit20 output pin



Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function ^{*2}
	P053	_		General-purpose I/O port(3V pin)
77	A21	_	0	External bus · Address bit21 output pin
	SPI_DO	_		SPI data output pin
	P054	_		General-purpose I/O port (3V pin)
78	A22	_	0	External bus · Address bit22 output pin
	SPI_DI	_		SPI data input pin
	P055	_		General-purpose I/O port (3V pin)
79	A23	_	0	External bus · Address bit23 output pin
	SPI_SCK	_		SPI clock output pin
	P056	_		General-purpose I/O port (3V pin)
80	A24	_	0	External bus · Address bit24 output pin
	SPI_XCS	_		SPI chip select output pin
0.4	P057	_	0	General-purpose I/O port (3V pin)
81	RDY	_	0	External bus · Wait input pin
	P060	_		General-purpose I/O port
	PWM1P0	_		SMC ch.0 output pin
127	AN8	_	E	ADC Analog 8 input pin
	SIN10	_		Multi-function serial ch.10 serial data input pin(MB91F59A/B only)
	P061	_		General-purpose I/O port
	PWM1M0	_		SMC ch.0 output pin
128	AN9	_	E	ADC Analog 9 input pin
	SOT10	_		Multi-function serial ch.10 serial data output pin(MB91F59A/B only)
	P062	_		General-purpose I/O port
	PWM2P0	_	-	SMC ch.0 output pin
400	AN10	_	1_	ADC Analog 10 input pin
129	UDCZIN1	_	E	Up/down counter ch.1 ZIN input pin(MB91F59A/B only)
	SCK10	_		Multi-function serial ch.10 clock I/O pin(MB91F59A/B only)
	P063	_		General-purpose I/O port
	PWM2M0	_	1_	SMC ch.0 output pin
130	AN11	_	E	ADC Analog 11 input pin
	UDCBIN1	_	-	Up/down counter ch.1 BIN input pin(MB91F59A/B only)
	P064	_		General-purpose I/O port
	PWM1P1	_	1_	SMC ch.1 output pin
131	AN12	_	E	ADC Analog 12 input pin
	UDCAIN1	_	1	Up/down counter ch.1 AIN input pin(MB91F59A/B only)
	P065	_		General-purpose I/O port
	PWM1M1	_	1_	SMC ch.1 output pin
132	AN13	_	E	ADC Analog 13 input pin
	UDCZIN0	_	1	Up/down counter ch.0 ZIN input pin(MB91F59A/B only)
	P066	_		General-purpose I/O port
	PWM2P1	_	1	SMC ch.1 output pin
133	AN14	+_	E	ADC Analog 14 input pin
<u> </u>	UDCBIN0	<u> </u>	1	Up/down counter ch.0 BIN input pin(MB91F59A/B only)
	ODCBING	_		Op/down counter on o bits input pin(iside i reast/b only)



Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function*2
	P067	_		General-purpose I/O port
	PWM2M1	_		SMC ch.1 output pin
	AN15	_		ADC Analog 15 input pin
134	UDCAIN0	_	E	Up/down counter ch.0 AIN input pin (MB91F59A/B only)
	SIN9	_		Multi-function serial ch.9 serial data input pin(MB91F59A/B only)
	P070	_		General-purpose I/O port
	PWM1P2	_		SMC ch.2 output pin
137	AN16	_	E	ADC Analog 16 input pin
	SOT9	_		Multi-function serial ch.9 serial data output pin(MB91F59A/B only)
	P071	_		General-purpose I/O port
400	PWM1M2	_	1_	SMC ch.2 output pin
138	AN17	_	E	ADC Analog 17 input pin
	SCK9	_		Multi-function serial ch.9 clock I/O pin(MB91F59A/B only)
	P072	_		General-purpose I/O port
	PWM2P2	_		SMC ch.2 output pin
139	AN18	_	E	ADC Analog 18 input pin
139	SIN8	_		Multi-function serial ch.8 serial data input pin(MB91F59A/B only)
	ICU11	_		Input capture ch.11 input pin(MB91F59A/B only)
	P073	_		General-purpose I/O port
	PWM2M2	_		SMC ch.2 output pin
440	AN19	_	1_	ADC Analog 19 input pin
140	SOT8	_	E	Multi-function serial ch.8 serial data output pin(MB91F59A/B only)
	ICU10	_		Input capture ch.10 input pin(MB91F59A/B only)
	P074	_		General-purpose I/O port
	PWM1P3	_		SMC ch.3 output pin
	AN20	_		ADC Analog 20 input pin
141	PPG12_1	_	†Ε	PPG ch.12 output pin (1)
	SCK8	_		Multi-function serial ch.8 clock I/O pin(MB91F59A/B only)
	ICU9	_		Input capture ch.9 input pin(MB91F59A/B only)
	P075	_		General-purpose I/O port
	PWM1M3	_		SMC ch.3 output pin
4.40	AN21	_]_	ADC Analog 21 input pin
142	SIN7_1	_	†Ε	LIN-UART ch.7 serial data input pin
	PPG13_1	_		PPG ch.13 output pin (1)
	ICU8	_	1	Input capture ch.8 input pin(MB91F59A/B only)
	P076	 -		General-purpose I/O port
	PWM2P3	_	1	SMC ch.3 output pin
140	AN22	_]_	ADC Analog 22 input pin
143	SOT7_1	_	E	LIN-UART ch.7 serial data output pin
	PPG14_1	_	1	PPG ch.14 output pin (1)
	ICU7	_	1	Input capture ch.7 input pin(MB91F59A/B only)



Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function ^{*2}
	P077	_		General-purpose I/O port
	PWM2M3	_		SMC ch.3 output pin
	AN23	_	E	ADC Analog 23 input pin
144	SCK7_1	_]=	LIN-UART ch.7 clock I/O pin
	PPG15_1	_		PPG ch.15 output pin (1)
	ICU6	_		Input capture ch.6 input pin(MB91F59A/B only)
	P080	_		General-purpose I/O port
	PWM1P4	_		SMC ch.4 output pin
	AN24	_	1	ADC Analog 24 input pin
147	SIN6	_	E	LIN-UART ch.6 serial data input pin
	PPG16	_	1	PPG ch.16 output pin
	UDCAIN0_1	_		Up/down counter ch.0 AIN input pin (1) (MB91F59A/B only)
	P081	_		General-purpose I/O port
	PWM1M4	_	1	SMC ch.4 output pin
	AN25	_	1	ADC Analog 25 input pin
148	SOT6	_	E	LIN-UART ch.6 serial data output pin
	PPG17	_		PPG ch.17 output pin
	UDCBIN0_1	_		Up/down counter ch.0 BIN input pin (1) (MB91F59A/B only)
	P082	_	E	General-purpose I/O port
	PWM2P4	_		SMC ch.4 output pin
	AN26	_		ADC Analog 26 input pin
149	SCK6	_		LIN-UART ch.6 clock I/O pin
	PPG18	_		PPG ch.18 output pin
	UDCZIN0_1	_		Up/down counter ch.0 ZIN input pin (1) (MB91F59A/B only)
	P083	_		General-purpose I/O port
	PWM2M4	_		SMC ch.4 output pin
	AN27	_	- - E	ADC Analog 27 input pin
150	ICU0_2	_		Input capture ch.0 input pin (2)
	PPG19	_		PPG ch.19 output pin
	UDCZIN2	_		Up/down counter ch.2 ZIN input pin(MB91F59A/B only)
	P084			General-purpose I/O port
	PWM1P5	_		SMC ch.5 output pin
	AN28	_	-	ADC Analog 28 input pin
151	ICU1_2	1_	E	Input capture ch.1 input pin (2)
	PPG20			PPG ch.20 output pin
	UDCBIN2			Up/down counter ch.2 BIN input pin(MB91F59A/B only)
	P085			General-purpose I/O port
	PWM1M5		1	SMC ch.5 output pin
	AN29		1	ADC Analog 29 input pin
152	ICU2_2	+-	E	Input capture ch.2 input pin (2)
	PPG21	+=	1	PPG ch.21 output pin
	UDCAIN2	+=	1	Up/down counter ch.2 AIN input pin(MB91F59A/B only)
	P086	Ε		General-purpose I/O port
		-	1	· · · · · · · · · · · · · · · · · · ·
150	PWM2P5	-	1_	SMC ch.5 output pin
153	AN30	-	E	ADC Analog 30 input pin
	ICU3_2	_	4	Input capture ch.3 input pin (2)
	PPG22	-		PPG ch.22 output pin



Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function*2
	P087	_		General-purpose I/O port
	PWM2M5	_		SMC ch.5 output pin
154	AN31	_	E	ADC Analog 31 input pin
	ICU4_2	_		Input capture ch.4 input pin (2)
	PPG23	_		PPG ch.23 output pin
	P090	_		General-purpose I/O port
157	ADTG	_	Α	A/D convertor external trigger input pin
137	PPG0_2	_		PPG ch.0 output pin (2)
	TIN7_1	_		Reload timer ch.7 event input pin (1) (MB91F59A/B only)
	P091	_		General-purpose I/O port
	SGA0	_		Sound generator ch.0 SGA output pin
	SIN2	_		LIN-UART ch.2 serial data input pin
98	INT12	_	С	INT12 External interrupt input pin
	TOT2_1	_		Reload timer ch.2 output pin (1)
	ICU2_1	_		Input capture ch.2 input pin (1)
	PPG6_1	_		PPG ch.6 output pin (1)
	P092	_		General-purpose I/O port
	SGO0	_		Sound generator ch.0 SGO output pin
	SCK2	_	С	LIN-UART ch.2 clock I/O pin
99	INT13	_		INT13 External interrupt input pin
	TOT3_1	_		Reload timer ch.3 output pin (1)
	ICU0_1	_		Input capture ch.0 input pin (1)
	PPG7_1	_		PPG ch.7 output pin (1)
	P093	_		General-purpose I/O port
	SGA1	_	С	Sound generator ch.1 SGA output pin
	SOT2	_		LIN-UART ch.2 serial data output pin
100	INT14	_		INT14 External interrupt input pin
	ICU3_1	_		Input capture ch.3 input pin (1)
	PPG8_1	_		PPG ch.8 output pin (1)
	TIN8_1	_		Reload timer ch.8 event input pin (1) (MB91F59A/B only)
	P094	_		General-purpose I/O port
	SGO1	_		Sound generator ch.1 SGO output pin
	SIN3	_		LIN-UART ch.3 serial data input pin
160	INT15	_	С	INT15 External interrupt input pin
	ICU1_1	_		Input capture ch.1 input pin (1)
	PPG9_1	_		PPG ch.9 output pin (1)
	TIN9_1	_	1	Reload timer ch.9 event input pin (1) (MB91F59A/B only)
	P095	_		General-purpose I/O port
106	TX0	_	A	CAN transmission data0 output pin
	PPG10_1	_		PPG ch.10 output pin (1)
	P096	-		General-purpose I/O port
107	RX0	_	A	CAN reception data0 input pin
	INT9	_		INT9 External interrupt input pin



Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function ^{*2}
	P097	_		General-purpose I/O port
	WOT	_		RTC overflow output pin
	SOT3	_		LIN-UART ch.3 serial data output pin
161	INT8	_	С	INT8 External interrupt input pin
	TIN0	_		Reload timer ch.0 event input pin
	ICU4_1	_		Input capture ch.4 input pin (1)
	PPG0_1	_		PPG ch.0 output pin (1)
	P100	_		General-purpose I/O port
	SIN4_1	_		LIN-UART ch.4 serial data input pin (1)
114	AN0	_	С	ADC Analog 0 input pin
	TIN0_1	_		Reload timer ch.0 event input pin (1)
	PPG8	_		PPG ch.8 output pin
	P101	_		General-purpose I/O port
	SOT4_1	_		LIN-UART ch.4 serial data output pin (1)
115	AN1	_	С	ADC Analog 1 input pin
	TIN1_1	_		Reload timer ch.1 event input pin (1)
	PPG9	_		PPG ch.9 output pin
	P102	_		General-purpose I/O port
	SCK4_1	_	С	LIN-UART ch.4 clock I/O pin (1)
116	AN2	_		ADC Analog 2 input pin
116	TIN2_1	_		Reload timer ch.2 event input pin (1)
	PPG10	_		PPG ch.10 output pin
	ICU6_1	_		Input capture ch.6 input pin (1) (MB91F59A/B only)
	P103	_		General-purpose I/O port
	SIN5_1	_		LIN-UART ch.5 serial data input pin (1)
117	AN3	_	С	ADC Analog 3 input pin
117	TIN3_1	_		Reload timer ch.3 event input pin (1)
	PPG1_1	_		PPG ch.1 output pin (1)
	ICU7_1	_		Input capture ch.7 input pin (1) (MB91F59A/B only)
	P104	_		General-purpose I/O port
	SOT5_1	_		LIN-UART ch.5 serial data output pin (1)
118	AN4	_	С	ADC Analog 4 input pin
110	TOT0_1	_		Reload timer ch.0 output pin (1)
	PPG2_1	_		PPG ch.2 output pin (1)
	ICU8_1	_	1	Input capture ch.8 input pin (1) (MB91F59A/B only)
	P105	_		General-purpose I/O port
	SCK5_1	_		LIN-UART ch.5 clock I/O pin (1)
440	AN5	_		ADC Analog 5 input pin
119	TOT1_1	_	С	Reload timer ch.1 output pin (1)
	PPG3_1	_		PPG ch.3 output pin (1)
	ICU9_1	_		Input capture ch.9 input pin (1) (MB91F59A/B only)
	P106	_		General-purpose I/O port
	SGA4_1	_		Sound generator ch.4 SGA output pin
	AN6	_	1	ADC Analog 6 input pin
120	PPG4_1	_	С	PPG ch.4 output pin (1)
	TIN10_1	_		Reload timer ch.10 event input pin (1) (MB91F59A/B only)
	ICU10_1	1_	1	Input capture ch.10 input pin (1) (MB91F59A/B only)



Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function*2
	P107	_		General-purpose I/O port
	SGO4_1	_		Sound generator ch.4 SGO output pin
121	AN7	_		ADC Analog 7 input pin
121	PPG5_1	_	С	PPG ch.5 output pin (1)
	TOT7_1	_		Reload timer ch.7 output pin (1) (MB91F59A/B only)
	ICU11_1	_		Input capture ch.11 input pin (1) (MB91F59A/B only)
	P110	_		General-purpose I/O port
	TX1	_		CAN transmission data1 output pin
101	PPG1_2	_	С	PPG ch.1 output pin (2)
	FRCK5	_		Free-run timer 5 clock input pin(MB91F59A/B only)
	TOT8_1	_	1	Reload timer ch.8 output pin (1) (MB91F59A/B only)
	P111	_		General-purpose I/O port
	RX1	_	1	CAN reception data 1 input pin
	INT10	1_	-	INT10 External interrupt input pin
102	PPG2_2	_	С	PPG ch.2 output pin (2)
	FRCK6	_	-	Free-run timer 6 clock input pin(MB91F59A/B only)
	TOT9_1		-	Reload timer ch.9 output pin (1) (MB91F59A/B only)
	P112	_		General-purpose I/O port
	TX2	_	-	CAN transmission data 2 output pin
158		-	С	···
	PPG3_2	-		PPG ch.3 output pin (2)
	TOT10_1	-		Reload timer ch.10 output pin (1) (MB91F59A/B only)
	P113	_	С	General-purpose I/O port
	RX2	_		CAN reception data 2 input pin
159	INT11	_		INT11 External interrupt input pin
	PPG4_2	_		PPG ch.4 output pin (2)
	TIN7	_		Reload timer ch.7 event input pin(MB91F59A/B only)
	P114	_		General-purpose I/O port
	SGA2	_		Sound generator ch.2 SGA output pin
	SCK3	-		LIN-UART ch.3 clock I/O pin
162	TRG3	_	С	PPG trigger 3 input pin (ch.12 to ch.15)
	TIN1	_		Reload timer ch.1 event input pin
	ICU5_1	_		Input capture ch.5 input pin (1)
	FRCK7	_	1	Free-run timer 7 clock input pin(MB91F59A/B only)
	P115	_		General-purpose I/O port
	SGO2	_		Sound generator ch.2 SGO output pin
163	SIN4	_	С	LIN-UART ch.4 serial data input pin
	TIN2	_	1	Reload timer ch.2 event input pin
	FRCK4	_		Free-run timer 4 clock input pin(MB91F59A/B only)
	P116	_		General-purpose I/O port
	SGA3	_		Sound generator ch.3 SGA output pin
164	SOT4	1_	С	LIN-UART ch.4 serial data output pin
	TIN3	†_	1	Reload timer ch.3 event input pin
	FRCK3	†_	1	Free-run timer 3 clock input pin(MB91F59A/B only)
	P117	_		General-purpose I/O port
	SGO3	-	1	
		+	-	Sound generator ch.3 SGO output pin
165	SCK4	 -	С	LIN-UART ch.4 clock I/O pin
	TRG4	-	-	PPG trigger 4 input pin (ch.16 to ch.19)
	TOT0	_	-	Reload timer ch.0 output pin
	FRCK2	_		Free-run timer 2 clock input pin(MB91F59A/B only)



Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function ^{*2}
	P120	_		General-purpose I/O port
400	FRCK1	-		Free-run timer 1 clock input pin
	SIN5	_	С	LIN-UART ch.5 serial data input pin
166	INT6	_		INT6 External interrupt input pin
	TOT1	_		Reload timer ch.1 output pin
	PPG5_2	_		PPG ch.5 output pin (2)
	P121	_		General-purpose I/O port
	FRCK0	_		Free-run timer 0 clock input pin
	SOT5	_	1_	LIN-UART ch.5 serial data output pin
167	INT7	_	С	INT7 External interrupt input pin
	TOT2	_	1	Reload timer ch.2 output pin
	PPG6_2	_		PPG ch.6 output pin (2)
	P122	_		General-purpose I/O port
	OCU0	1_	1	Output compare ch.0 output pin
168	SCK5	†_	С	LIN-UART ch.5 clock I/O pin
100	TOT3	_	-	Reload timer ch.3 output pin
	PPG7_2	1	-	PPG ch.7 output pin (2)
	P123	 		General-purpose I/O port
	OCU1	- -	-	· · ·
		 -	1	Output compare ch.1 output pin
108	PPG8_2	-	Α	PPG ch.8 output pin (2)
	TIN8	-		Reload timer ch.8 event input pin(MB91F59A/B only)
	SIN11	_		Multi-function serial ch.11 serial data input pin(MB91F59A/B only)
	P124	_		General-purpose I/O port
	OCU2	_		Output compare ch.2 output pin
	ICU5_2	_		Input capture ch.5 input pin (2)
109	PPG9_2	-	Α	PPG ch.9 output pin (2)
	TIN9	_		Reload timer ch.9 event input pin(MB91F59A/B only)
	SOT11	_		Multi-function serial ch.11 serial data output pin(MB91F59A/B only)
	P125	1_		General-purpose I/O port
	OCU3	_		Output compare ch.3 output pin
	ICU0	_		Input capture ch.0 input pin
110	PPG10_2	_	Α	PPG ch.10 output pin (2)
	TIN10	1_	1	Reload timer ch.10 event input pin(MB91F59A/B only)
	SCK11	_		Multi-function serial ch.11 clock I/O pin(MB91F59A/B
	P126	_		only) General-purpose I/O port
	TRG0	_	1.	PPG trigger 0 input pin (ch.0 to ch.3)
90	SIN0	_	Α	Multi-function serial ch.0 serial data input pin
	INT1	1_	1	INT1 External interrupt input pin
	P127	1_		General-purpose I/O port
91	SOT0	_	К	Multi-function serial ch.0 serial data output pin / I ² C ch.0 serial data I/O pin
	P130	_		General-purpose I/O port
	1 130	+	1	Multi-function serial ch.0 clock I/O pin / I ² C ch.0 clock I/O
	SCK0	_		pin
92	INT0	1_	K	INT0 External interrupt input pin
	ICU1	†_	1	Input capture ch.1 input pin
	TIOA0	_	1	Base timer TIOA0 output pin
		ĺ	I .	1 = acc annot the to eatput pin



Pin No.	Pin Name	Polarity	I/O Circuit Types 1	Function*2
	P131	_		General-purpose I/O port
	TRG1	_		PPG trigger 1 input pin (ch.4 to ch.7)
	SIN1	_		Multi-function serial ch.1 serial data input pin
93	INT4	_	Α	INT4 External interrupt input pin
	ICU2	_		Input capture ch.2 input pin
	TIOA1	_		Base timer TIOA1 I/O pin
	TOT7	_		Reload timer ch.7 output pin(MB91F59A/B only)
	P132	_		General-purpose I/O port
	SOT1	_		Multi-function serial ch.1 serial data output pin / I ² C ch.1 serial data I/O pin
94	INT2	_	K	INT2 External interrupt input pin
	ICU3	_		Input capture ch.3 input pin
	TIOB0	_	1	Base timer TIOB0 input pin
	TOT8	_]	Reload timer ch.8 output pin(MB91F59A/B only)
	P133	_		General-purpose I/O port
	TRG5	_		PPG trigger 5 input pin (ch.20 to ch.23)
	PPG11_1	_	1	PPG ch.11 output pin (1)
95	SCK1	_	K	Multi-function serial ch.1 clock I/O pin / I ² C ch.1 clock I/O pin
	INT3	_	1.	INT3 External interrupt input pin
	ICU4	_		Input capture ch.4 input pin
	TIOB1	_		Base timer TIOB1 input pin
	ТОТ9	_		Reload timer ch.9 output pin(MB91F59A/B only)
	P134	_	-	General-purpose I/O port
	TRG2	_		PPG trigger 2 input pin (ch.8 to ch.11)
	PPG1_3	_	1_	PPG ch.1 output pin (3)
96	INT5	_	Α	INT5 External interrupt input pin
	ICU5	_		Input capture ch.5 input pin
	TOT10	_	-	Reload timer ch.10 output pin(MB91F59A/B only)
103	DEBUGIF	_	G	DEBUG I/F pin
	PA2	_		General-purpose I/O port (3V pin)
176	RIN2	_	0	Capture R2 input pin (RGB mode)
	VIN0	_		Capture VIN0 input pin (656 mode)
	PA3	_		General-purpose I/O port (3V pin)
177	RIN3	_	0	Capture R3 input pin (RGB mode)
	VIN1	_		Capture VIN1 input pin (656 mode)
	PA4	_		General-purpose I/O port (3V pin)
178	RIN4	_	0	Capture R4 input pin (RGB mode)
	VIN2	_		Capture VIN2 input pin (656 mode)
	PA5	_		General-purpose I/O port (3V pin)
179	RIN5	1-	0	Capture R5 input pin (RGB mode)
118	VIN3	-		Capture VIN3 input pin (656 mode)
	PA6	<u> </u>		General-purpose I/O port (3V pin)
180	RIN6	-	0	Capture R6 input pin (RGB mode)
	VIN4	-	1	Capture VIN4 input pin (656 mode)
	PA7	1-		General-purpose I/O port (3V pin)
181	RIN7	_	О	Capture R7 input pin (RGB mode)
101	VIN5	_	1	Capture VIN5 input pin (656 mode)



Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function*2
	PB2	_		General-purpose I/O port (3V pin)
182	GIN2	_	0	Capture G2 input pin (RGB mode)
	VIN6	_		Capture VIN6 input pin (656 mode)
	PB3	_		General-purpose I/O port (3V pin)
183	GIN3	_	0	Capture G3 input pin (RGB mode)
	VIN7	_		Capture VIN7 input pin (656 mode)
184	PB4	_	0	General-purpose I/O port (3V pin)
104	GIN4	_		Capture G4 input pin (RGB mode)
185	PB5	_	0	General-purpose I/O port (3V pin)
165	GIN5	_		Capture G5 input pin (RGB mode)
186	PB6	_	0	General-purpose I/O port (3V pin)
100	GIN6	_		Capture G6 input pin (RGB mode)
187	PB7	_	0	General-purpose I/O port (3V pin)
107	GIN7	_]	Capture G7 input pin (RGB mode)
190	PC2	_	0	General-purpose I/O port (3V pin)
190	BIN2	_]	Capture B2 input pin (RGB mode)
191	PC3	_	0	General-purpose I/O port (3V pin)
191	BIN3	_	10	Capture B3 input pin (RGB mode)
100	PC4	_	0	General-purpose I/O port (3V pin)
192	BIN4	_		Capture B4 input pin (RGB mode)
402	PC5	_	0	General-purpose I/O port (3V pin)
193	BIN5	_		Capture B5 input pin (RGB mode)
404	PC6	_	0	General-purpose I/O port (3V pin)
194	BIN6	_	0	Capture B6 input pin (RGB mode)
195	PC7	_	0	General-purpose I/O port (3V pin)
195	BIN7	_]	Capture B7 input pin (RGB mode)
2	PD2	_	0	General-purpose I/O port (3V pin)
2	ROUT2	_		Display digital R2 output pin
2	PD3	_	0	General-purpose I/O port (3V pin)
3	ROUT3	_	0	Display digital R3 output pin
4	PD4	_	0	General-purpose I/O port (3V pin)
4	ROUT4	_	0	Display digital R4 output pin
_	PD5	_	0	General-purpose I/O port (3V pin)
5	ROUT5	_	0	Display digital R5 output pin
	PD6	_		General-purpose I/O port (3V pin)
6	ROUT6	_	0	Display digital R6 output pin
_	PD7	_	0	General-purpose I/O port (3V pin)
7	ROUT7	_	0	Display digital R7 output pin
0	PE2	_		General-purpose I/O port (3V pin)
8	GOUT2	_	0	Display digital G2 output pin
_	PE3	_		General-purpose I/O port (3V pin)
9	GOUT3	_	0	Display digital G3 output pin
40	PE4	_		General-purpose I/O port (3V pin)
10	GOUT4	_	0	Display digital G4 output pin
44	PE5	_		General-purpose I/O port (3V pin)
11	GOUT5	_	0	Display digital G5 output pin
4.0	PE6	_		
12		_	10	
12	_	_	0	General-purpose I/O port (3V pin) Display digital G6 output pin



Pin No.	Pin Name	Polarity	I/O Circuit Types	Function ^{*2}
13	PE7	_	0	General-purpose I/O port (3V pin)
15	GOUT7	_	O	Display digital G7 output pin
14	PF2	_	0	General-purpose I/O port (3V pin)
14	BOUT2	_	O	Display digital B2 output pin
15	PF3	_	0	General-purpose I/O port (3V pin)
15	BOUT3	_		Display digital B3 output pin
16	PF4	_	0	General-purpose I/O port (3V pin)
16	BOUT4	_	0	Display digital B4 output pin
17	PF5	_	0	General-purpose I/O port (3V pin)
17	BOUT5	_	0	Display digital B5 output pin
24	PF6	_	0	General-purpose I/O port (3V pin)
21	BOUT6	_	0	Display digital B6 output pin
00	PF7	_	0	General-purpose I/O port(3V pin)
22	BOUT7	_	0	Display digital B7 output pin
	PG0	_		General-purpose I/O port (3V pin)
200	DCKIN	_	0	Display reference clock input pin (for External sync)
	CMDTRG	_	1	GDC command trigger input pin
	PG1	_		General-purpose I/O port (3V pin)
197	VSIN	Р	0	Capture vertical sync signal input pin
	PG2	_		General-purpose I/O port (3V pin)
198	HSIN	Р	0	Capture horizontal sync signal input pin
	PG3	_		General-purpose I/O port (3V pin)
199			0	Display composite sync signal output pin, Graphics /
	CSOUT	_		Video switch (for External sync) output pin
00	PG4	_		General-purpose I/O port (3V pin)
23	DCKOUT	_	0	Display reference clock output pin (for Internal sync)
	PG5	_		General-purpose I/O port (3V pin)
24	VSYNC	_	0	Display vertical sync signal output pin (for Internal sync)/Display vertical sync signal input pin (for External sync)
	PG6	_		General-purpose I/O port (3V pin)
25	HSYNC	_	О	Display horizontal sync signal output pin (for Internal sync)/Display horizontal sync signal input pin (for External sync)
00	PG7	_		General-purpose I/O port (3V pin)
26	DEOUT	Р	0	Display enable display period output pin
	PH3	_		General-purpose I/O port (3V pin)
196	CCLK	_	0	For capture, capture clock input pin
204	REFOUT	_	Т	Clamp level output pin
203	AVR3	_	S	"L" side reference voltage for NTSC A/D converter pin
205	VIN	_	S	NTSC signal input pin
111	AVCC5	_	-	AD convertor analog power supply pin
201, 207	AVCC3	_	1_	For NTSC, AD convertor analog power supply pin
112	AVRH5	_	_	AD convertor upper limit reference voltage pin
113	AVSS5/ AVRL5	_	_	AD convertor GND/ AD convertor lower limit reference voltage pin
202, 206	AVSS3	_	_	NTSC AD convertor GND pin
124	C_1	_	_	Built-in regulator capacitor connected pin 1
73	C_2	_	1_	Built-in regulator capacitor connected pin 2
20	C_3	1_	_	Built-in regulator capacitor connected pin 3
<u>_</u>	U_U		1	Dant in regulator capacitor confidence pin o



Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function ^{*2}
126, 136, 146, 156	DVCC	_	_	SMC large current port power supply pin
125, 135, 145, 155	DVSS	_	_	SMC large current port GND pin
89, 105, 122, 173	VCC5	_	_	+5.0V power supply pin
1, 18, 37, 53, 71, 175, 189	VCC3	-	_	+3.3V power supply pin
19, 36, 52, 72, 82, 88, 104, 123, 170, 174, 188, 208	VSS	-	_	GND pin

^{*1:} For the I/O circuit types, see "I/O Circuit Type".
*2: For switching, see "I/O Port" of Hardware Manual.



3.2 MB91F59A/B (BGA320)

BGA Pin No.	Pin Name	Polarity	I/O Circuit Types ^{*1}	Function ^{*2}
1	VSS	_	_	GND pin
2	VSS	_	_	GND pin
3	AVCC3	_	_	For NTSC, AD convertor analog power supply pin
4	VIN	_	S	NTSC signal input pin
5	REFOUT	_	Т	Clamp level output pin
6	AVCC3	_	_	For NTSC, AD convertor analog power supply pin
7	BIN5		0	Capture B5 input pin (RGB mode)
'	PC5		O	General-purpose I/O port (3V pin)
8	BIN2		0	Capture B2 input pin (RGB mode)
0	PC2		O	General-purpose I/O port (3V pin)
9	GIN5		0	Capture G5 input pin (RGB mode)
9	PB5]_		General-purpose I/O port (3V pin)
	GIN2			Capture G2 input pin (RGB mode)
10	VIN6]_	0	Capture VIN6 input pin (656 mode)
	PB2			General-purpose I/O port (3V pin)
	RIN5			Capture R5 input pin (RGB mode)
11	VIN3	Ī-	0	Capture VIN3 input pin (656 mode)
	PA5			General-purpose I/O port (3V pin)
	RIN2			Capture R2 input pin (RGB mode)
12	VIN0	_	0	Capture VIN0 input pin (656 mode)
	PA2			General-purpose I/O port (3V pin)
13	VSS	_	_	GND pin
4.4	P136		Α	General-purpose I/O port (Single clock product)
14	(X1A)]_	N	Sub clock oscillation output pin (Dual clock product)
4.5	P137	_	Α	General-purpose I/O port (Single clock product)
15	(X0A)	_	N	Sub clock oscillation input pin (Dual clock product)
16	VSS	_	_	GND pin
	P094			General-purpose I/O port
	ICU1_1			Input capture ch.1 input pin (1)
	INT15		c	INT15 External interrupt input pin
17	SIN3	_		LIN-UART ch.3 serial data input pin
	PPG9_1			PPG ch.9 output pin (1)
	TIN9_1			Reload timer ch.9 event input pin (1)
	SGO1			Sound generator ch.1 SGO output pin
	ADTG			A/D convertor external trigger input pin
40	P090	1		General-purpose I/O port
18	PPG0_2	1-	Α	PPG ch.0 output pin (2)
	TIN7_1	1		Reload timer ch.7 event input pin (1)
19	TCK	_	U	Test Clock (JTAG Boundary Scan Test)
20	VSS	_	_	GND pin
21	TMS	_	U	Test Mode State (JTAG Boundary Scan Test)
22	TDO	_	W	Test Data Out (JTAG Boundary Scan Test)
	AN31			ADC Analog 31 input pin
	P087		_	General-purpose I/O port
23	ICU4_2	1-	E	Input capture ch.4 input pin (2)
	PPG23	1		PPG ch.23 output pin
23	PWM2M5	İ_	Е	SMC ch.5 output pin



BGA Pin No.	Pin Name	Polarity	I/O Circuit Types 1	Function*2
	AN28			ADC Analog 28 input pin
	P084			General-purpose I/O port
24	ICU1_2		E	Input capture ch.1 input pin (2)
24	PPG20	_	-	PPG ch.20 output pin
	PWM1P5			SMC ch.5 output pin
	UDCBIN2			Up/down counter ch.2 BIN input pin
	AN25			ADC Analog 25 input pin
	P081			General-purpose I/O port
25	SOT6		_	LIN-UART ch.6 serial data output pin
25	PPG17	 	E	PPG ch.17 output pin
	PWM1M4			SMC ch.4 output pin
	UDCBIN0_1			Up/down counter ch.0 BIN input pin (1)
	AN22			ADC Analog 22 input pin
	P076			General-purpose I/O port
	ICU7		_	Input capture ch.7 input pin
26	SOT7_1	1-	E	LIN-UART ch.7 serial data output pin
	PPG14_1			PPG ch.14 output pin (1)
	PWM2P3			SMC ch.3 output pin
	AN19	_	E	ADC Analog 19 input pin
	P073			General-purpose I/O port
27	ICU10			Input capture ch.10 input pin
	SOT8			Multi-function serial ch.8 serial data output pin
	PWM2M2			SMC ch.2 output pin
	AN16	-		ADC Analog 16 input pin
	P070		_	General-purpose I/O port
28	SOT9		E	Multi-function serial ch.9 serial data output pin
	PWM1P2			SMC ch.2 output pin
	AN13			ADC Analog 13 input pin
	P065	_	_	General-purpose I/O port
29	PWM1M1		E	SMC ch.1 output pin
	UDCZIN0			Up/down counter ch.0 ZIN input pin
	AN10			ADC Analog 10 input pin
	P062			General-purpose I/O port
30	SCK10	_	E	Multi-function serial ch.10 clock I/O pin
	PWM2P0		_	SMC ch.0 output pin
	UDCZIN1			Up/down counter ch.1 ZIN input pin
31	VSS	_	_	GND pin
32	C_1	_	_	Built-in regulator capacitor connected pin 1
	AN5			ADC Analog 5 input pin
	P105	-		General-purpose I/O port
	ICU9_1			Input capture ch.9 input pin (1)
33	SCK5_1		С	LIN-UART ch.5 clock I/O pin (1)
1	PPG3_1	1		PPG ch.3 output pin (1)
	TOT1_1	1		Reload timer ch.1 output pin (1)
	AVSS5			A/D convertor GND
34	AVRL5	-	-	A/D convertor lower limit reference voltage pin
35	AVRH5		_	A/D convertor lower limit reference voltage pin
JÜ	VALUA		_	AP convertor upper limit reference voltage pin



BGA Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function*2
36	P125	_	A	General-purpose I/O port
	ICU0			Input capture ch.0 input pin
	SCK11			Multi-function serial ch.11 clock I/O pin
	OCU3			Output compare ch.3 output pin
	PPG10_2	1		PPG ch.10 output pin (2)
	TIN10			Reload timer ch.10 event input pin
	P123		А	General-purpose I/O port
	SIN11			Multi-function serial ch.11 serial data input pin
37	OCU1]_		Output compare ch.1 output pin
	PPG8_2			PPG ch.8 output pin (2)
	TIN8			Reload timer ch.8 event input pin
38	VSS	_	_	GND pin
39	VSS	_	_	GND pin
40	MD3	_	F3	Mode pin 3
41	DEBUGIF	_	G	DEBUG I/F pin
	TX1		С	CAN transmission data1 output pin
	FRCK5			Free-run timer 5 clock input pin
42	P110	_		General-purpose I/O port
	PPG1 2			PPG ch.1 output pin (2)
	TOT8_1			Reload timer ch.8 output pin (1)
	P091	_	С	General-purpose I/O port
	ICU2_1			Input capture ch.2 input pin (1)
	INT12			INT12 External interrupt input pin
43	SIN2			LIN-UART ch.2 serial data input pin
	PPG6_1			PPG ch.6 output pin (1)
	TOT2_1			Reload timer ch.2 output pin (1)
	SGA0			Sound generator ch.0 SGA output pin
44	VSS	_	_	GND pin
45	X0	_	L	Main clock oscillation input pin
46	X1	_	L	Main clock oscillation output pin
47	VSS	_	_	GND pin
48	A23	_	0	External bus · Address bit23 output pin
	P055			General-purpose I/O port (3V pin)
	SPI_SCK			SPI clock output pin
	A22	_	0	External bus · Address bit22 output pin
49	P054			General-purpose I/O port (3V pin)
]	SPI_DI			SPI data input pin
50	C_2	_	_	Built-in regulator capacitor connected pin 2



BGA Pin No.	Pin Name	Polarity	I/O Circuit Types	Function*2
	A17			External bus · Address bit17 output pin
51	P047	_	0	General-purpose I/O port (3V pin)
	QSPI_CLK			HS_SPI SCLK Output pin
52	A15	_	0	External bus · Address bit15 output pin
	P045			General-purpose I/O port (3V pin)
	QSPI_CS2			HS_SPI SSEL2 Output pin
53	A12		0	External bus · Address bit12 output pin
33	P042			General-purpose I/O port (3V pin)
53	QSPI_SIO3	_	0	HS_SPI SDATA3 I/O pin
	A09		0	External bus · Address bit9 output pin
54	P037	_		General-purpose I/O port (3V pin)
	QSPI_SIO0			HS_SPI SDATA0 I/O pin
55	A05		0	External bus · Address bit5 output pin
33	P033	_	O	General-purpose I/O port (3V pin)
56	A02		0	External bus · Address bit2 output pin
56	P030		0	General-purpose I/O port (3V pin)
57	VSS	_	_	GND pin
58	VSS	_	_	GND pin
59	VSS	_	_	GND pin
60	P025	_	0	General-purpose I/O port (3V pin)
61	CS1X		0	External bus · Chip select 1 output pin
01	P022]_	0	General-purpose I/O port (3V pin)
60	D15			External bus · Data bit15 I/O pin
62	P017	_	0	General-purpose I/O port (3V pin)
	GOUT1		0	Display digital G1 output pin
63	D12	_		External bus · Data bit12 I/O pin
ı	P014			General-purpose I/O port (3V pin)
0.4	D8		0	External bus · Data bit8 I/O pin
64	P010	_		General-purpose I/O port (3V pin)
	D7		0	External bus · Data bit7 I/O pin
CE	P007			General-purpose I/O port (3V pin)
65	PPG7			PPG ch.7 output pin
	TOT3_2			Reload timer ch.3 output pin (2)
	D4	_	0	External bus · Data bit4 I/O pin
	P004			General-purpose I/O port (3V pin)
66	SOT3_1			LIN-UART ch.3 serial data output pin (1)
	PPG4			PPG ch.4 output pin
	TOT0_2			Reload timer ch.0 output pin (2)
	D1	_	0	External bus · Data bit1 I/O pin
67	P001			General-purpose I/O port (3V pin)
	SOT2_1			LIN-UART ch.2 serial data output pin (1)
	PPG1			PPG ch.1 output pin
	TIN1_2			Reload timer ch.1 event input pin (2)
68	DCKOUT	_	0	Display reference clock output pin (for Internal sync)
	PG4			General-purpose I/O port (3V pin)
69	VSS	_	_	GND pin
70	C_3	_	_	Built-in regulator capacitor connected pin 3
	BOUT4			Display digital B4 output pin
71	PF4	1-	0	General-purpose I/O port (3V pin)



BGA Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function*2
72	GOUT7		0	Display digital G7 output pin
12	PE7		O	General-purpose I/O port (3V pin)
73	GOUT4	_	0	Display digital G4 output pin
	PE4			General-purpose I/O port (3V pin)
74	ROUT7		0	Display digital R7 output pin
14	PD7	_		General-purpose I/O port (3V pin)
75	ROUT4		0	Display digital R4 output pin
75	PD4	_		General-purpose I/O port (3V pin)
76	VSS	_	_	GND pin
77	VSS	_	_	GND pin
78	VSS	_	_	GND pin
79	AVSS3	_	_	NTSC AD convertor GND pin
80	AVR3	_	S	"L" side reference voltage for NTSC A/D converter pin
81	AVSS3	_	_	NTSC AD convertor GND pin
00	BIN6		0	Capture B6 input pin (RGB mode)
82	PC6	_	0	General-purpose I/O port (3V pin)
00	BIN3		0	Capture B3 input pin (RGB mode)
83	PC3]_	0	General-purpose I/O port (3V pin)
0.4	GIN6			Capture G6 input pin (RGB mode)
84	PB6	1-	0	General-purpose I/O port (3V pin)
	GIN3	_	0	Capture G3 input pin (RGB mode)
85	VIN7			Capture VIN7 input pin (656 mode)
	PB3			General-purpose I/O port (3V pin)
	RIN6			Capture R6 input pin (RGB mode)
86	VIN4		0	Capture VIN4 input pin (656 mode)
	PA6			General-purpose I/O port (3V pin)
	RIN3	_		Capture R3 input pin (RGB mode)
87	VIN1		0	Capture VIN1 input pin (656 mode)
	PA3			General-purpose I/O port (3V pin)
	P122	- - - -	С	General-purpose I/O port
	SCK5			LIN-UART ch.5 clock I/O pin
88	OCU0			Output compare ch.0 output pin
	PPG7_2			PPG ch.7 output pin (2)
	TOT3			Reload timer ch.3 output pin
89	VSS	_	_	GND pin
90	MD2	_	F2	Mode pin 2
	FRCK7	-	С	Free-run timer 7 clock input pin
	P114			General-purpose I/O port
	ICU5_1			Input capture ch.5 input pin (1)
91	SCK3			LIN-UART ch.3 clock I/O pin
` '	TRG3			PPG trigger 3 input pin (ch.12 to ch.15)
	TIN1			Reload timer ch.1 event input pin
	SGA2			Sound generator ch.2 SGA output pin
	RX2	-	С	CAN reception data 2 input pin
	P113			General-purpose I/O port
92	INT11			INT11 External interrupt input pin
92	PPG4_2			PPG ch.4 output pin (2)
	TIN7			Reload timer ch.7 event input pin
93	TDI	 	U	Test Data In (JTAG Boundary Scan Test)
33	וטו		U	Test Data III (JTAG Doutlually Scall Test)



BGA Pin No.	Pin Name	Polarity	I/O Circuit	Function*2
94	VSS	_	_	GND pin
95	TRST	_	V	Test Reset (JTAG Boundary Scan Test)
96	AN30	_	Е	ADC Analog 30 input pin
	P086			General-purpose I/O port
96	ICU3_2	_	Е	Input capture ch.3 input pin (2)
	PPG22			PPG ch.22 output pin
	PWM2P5			SMC ch.5 output pin
	AN27		E	ADC Analog 27 input pin
	P083	1		General-purpose I/O port
97	ICU0_2			Input capture ch.0 input pin (2)
97	PPG19]_		PPG ch.19 output pin
	PWM2M4			SMC ch.4 output pin
	UDCZIN2			Up/down counter ch.2 ZIN input pin
	AN24			ADC Analog 24 input pin
	P080			General-purpose I/O port
	SIN6		_	LIN-UART ch.6 serial data input pin
98	PPG16	1-	E	PPG ch.16 output pin
	PWM1P4			SMC ch.4 output pin
	UDCAIN0_1			Up/down counter ch.0 AIN input pin (1)
	AN21	-	E	ADC Analog 21 input pin
	P075			General-purpose I/O port
00	ICU8			Input capture ch.8 input pin
99	SIN7_1			LIN-UART ch.7 serial data input pin
	PPG13_1			PPG ch.13 output pin (1)
	PWM1M3			SMC ch.3 output pin
	AN18	_	Е	ADC Analog 18 input pin
	P072			General-purpose I/O port
100	ICU11			Input capture ch.11 input pin
	SIN8			Multi-function serial ch.8 serial data input pin
	PWM2P2			SMC ch.2 output pin
	AN15	_	Е	ADC Analog 15 input pin
	P067			General-purpose I/O port
101	SIN9			Multi-function serial ch.9 serial data input pin
	PWM2M1			SMC ch.1 output pin
	UDCAIN0			Up/down counter ch.0 AIN input pin
	AN12	_	Е	ADC Analog 12 input pin
400	P064			General-purpose I/O port
102	PWM1P1			SMC ch.1 output pin
	UDCAIN1			Up/down counter ch.1 AIN input pin
	AN9	-	E	ADC Analog 9 input pin
102	P061			General-purpose I/O port
103	SOT10			Multi-function serial ch.10 serial data output pin
	PWM1M0			SMC ch.0 output pin
104	VSS	_	_	GND pin



BGA Pin No.	Pin Name	Polarity	I/O Circuit Types 1	Function ^{*2}
	AN7		Туроо	ADC Analog 7 input pin
	P107	_	С	General-purpose I/O port
405	ICU11_1			Input capture ch.11 input pin (1)
105	PPG5_1			PPG ch.5 output pin (1)
	TOT7_1			Reload timer ch.7 output pin (1)
	SGO4_1			Sound generator ch.4 SGO output pin
106	AN4	_	С	ADC Analog 4 input pin
	P104		С	General-purpose I/O port
	ICU8_1			Input capture ch.8 input pin (1)
106	SOT5_1	_		LIN-UART ch.5 serial data output pin (1)
	PPG2_1			PPG ch.2 output pin (1)
	TOT0_1			Reload timer ch.0 output pin (1)
	AN2			ADC Analog 2 input pin
	P102			General-purpose I/O port
107	ICU6_1			Input capture ch.6 input pin (1)
107	SCK4_1]_	С	LIN-UART ch.4 clock I/O pin (1)
	PPG10			PPG ch.10 output pin
	TIN2_1			Reload timer ch.2 event input pin (1)
108	AVCC5	_	_	A/D convertor analog power supply pin
	P124			General-purpose I/O port
	ICU5_2			Input capture ch.5 input pin (2)
109	SOT11	- - -	٨	Multi-function serial ch.11 serial data output pin
109	OCU2		Α	Output compare ch.2 output pin
	PPG9_2			PPG ch.9 output pin (2)
	TIN9			Reload timer ch.9 event input pin
	RX0	_		CAN reception data0 input pin
110	P096		Α	General-purpose I/O port
	INT9			INT9 External interrupt input pin
111	VSS	_	_	GND pin
	RX1	_	С	CAN reception data 1 input pin
	FRCK6			Free-run timer 6 clock input pin
112	P111			General-purpose I/O port
112	INT10			INT10 External interrupt input pin
	PPG2_2			PPG ch.2 output pin (2)
	TOT9_1			Reload timer ch.9 output pin (1)
	P093	- - - - -	С	General-purpose I/O port
	ICU3_1			Input capture ch.3 input pin (1)
	INT14			INT14 External interrupt input pin
113	SOT2			LIN-UART ch.2 serial data output pin
	PPG8_1			PPG ch.8 output pin (1)
	TIN8_1			Reload timer ch.8 event input pin (1)
	SGA1	ļ	<u> </u>	Sound generator ch.1 SGA output pin
114	NMIX	N - -	A	Non-masking interrupt input pin
	TIOA1			Base timer TIOA1 I/O pin
	P131			General-purpose I/O port
l <u>-</u>	ICU2			Input capture ch.2 input pin
115	INT4			INT4 External interrupt input pin
	SIN1			Multi-function serial ch.1 serial data input pin
	TRG1			PPG trigger 1 input pin (ch.4 to ch.7)
	TOT7			Reload timer ch.7 output pin



BGA Pin No.	Pin Name	Polarity	I/O Circuit	Function ^{*2}
116	MD0	_	Р	Mode pin 0
117	MD1	_	Р	Mode pin 1
	P126			General-purpose I/O port
118	INT1	1-	Α	INT1 External interrupt input pin
110	SIN0			Multi-function serial ch.0 serial data input pin
118	TRG0	1-	Α	PPG trigger 0 input pin (ch.0 to ch.3)
	A24			External bus · Address bit24 output pin
119	P056	1_	0	General-purpose I/O port (3V pin)
	SPI_XCS	1		SPI chip select output pin
	A21			External bus · Address bit21 output pin
120	P053]_	0	General-purpose I/O port(3V pin)
	SPI_DO			SPI data output pin
121	VSS	_	_	GND pin
	A16			External bus · Address bit16 output pin
122	P046]_	0	General-purpose I/O port (3V pin)
	QSPI_CS3			HS_SPI SSEL3 Output pin
	A14			External bus · Address bit14 output pin
123	P044]_	0	General-purpose I/O port (3V pin)
	QSPI_CS1			HS_SPI SSEL1 Output pin
	A11			External bus · Address bit11 output pin
124	P041]_	0	General-purpose I/O port (3V pin)
	QSPI_SIO2			HS_SPI SDATA2 I/O pin
105	A08		0	External bus · Address bit8 output pin
125	P036	_	0	General-purpose I/O port (3V pin)
126	A04		0	External bus · Address bit4 output pin
120	P032	_	. (()	General-purpose I/O port (3V pin)
127	A01		0	External bus · Address bit1 output pin
127	P027		U	General-purpose I/O port (3V pin)
128	VSS	_	_	GND pin
129	A00	_	0	External bus · Address bit0 output pin
129	P026		O	General-purpose I/O port (3V pin)
130	REX	_	0	External bus · Read enable output pin
130	P023		O	General-purpose I/O port (3V pin)
131	WEX	_	0	External bus · Write enable output pin
101	P020		O .	General-purpose I/O port (3V pin)
	BOUT0			Display digital B0 output pin
132	D13	_	0	External bus · Data bit13 I/O pin
	P015			General-purpose I/O port (3V pin)
	ROUT0			Display digital R0 output pin
133	D9	_	0	External bus · Data bit9 I/O pin
	P011			General-purpose I/O port (3V pin)
	D6			External bus · Data bit6 I/O pin
134	P006	_	0	General-purpose I/O port (3V pin)
	PPG6			PPG ch.6 output pin
	TOT2_2			Reload timer ch.2 output pin (2)
	D3			External bus · Data bit3 I/O pin
	P003]		General-purpose I/O port (3V pin)
135			0	LIN-UART ch.3 serial data input pin (1)
1	PPG3			PPG ch.3 output pin
	TIN3_2			Reload timer ch.3 event input pin (2)



BGA Pin No.	Pin Name	Polarity	I/O Circuit Types	Function*2
136	D0	_	0	External bus · Data bit0 I/O pin
	P000			General-purpose I/O port (3V pin)
126	SIN2_1			LIN-UART ch.2 serial data input pin (1)
136	PPG0	_	0	PPG ch.0 output pin
	TIN0_2			Reload timer ch.0 event input pin (2)
137	VSYNC	_	0	Display vertical sync signal output pin (for Internal sync)/ Display vertical sync signal input pin (for External sync)
	PG5			General-purpose I/O port (3V pin)
400	BOUT7			Display digital B7 output pin
138	PF7	_	0	General-purpose I/O port(3V pin)
400	BOUT5			Display digital B5 output pin
139	PF5]_	0	General-purpose I/O port (3V pin)
4.40	BOUT3			Display digital B3 output pin
140	PF3	1-	0	General-purpose I/O port (3V pin)
	GOUT6		_	Display digital G6 output pin
141	PE6	1-	0	General-purpose I/O port (3V pin)
	GOUT3			Display digital G3 output pin
142	PE3	_	0	General-purpose I/O port (3V pin)
	ROUT6		_	Display digital R6 output pin
143	PD6	-	0	General-purpose I/O port (3V pin)
	ROUT3			Display digital R3 output pin
144	PD3	- O	General-purpose I/O port (3V pin)	
145	VSS	_	_	GND pin
	DCKIN	_		Display reference clock input pin (for External sync)
146	CMDTRG		0	GDC command trigger input pin
	PG0			General-purpose I/O port (3V pin)
147	CSOUT	_	0	Display composite sync signal output pin, Graphics / Video switch (for External sync) output pin
	PG3			General-purpose I/O port (3V pin)
	HSIN	Р		Capture horizontal sync signal input pin
148	PG2	_	0	General-purpose I/O port (3V pin)
	BIN7			Capture B7 input pin (RGB mode)
149	PC7	_	0	General-purpose I/O port (3V pin)
	BIN4			Capture B4 input pin (RGB mode)
150	PC4	-	0	General-purpose I/O port (3V pin)
	GIN7			Capture G7 input pin (RGB mode)
151	PB7	-	0	General-purpose I/O port (3V pin)
	GIN4			Capture G4 input pin (RGB mode)
152	PB4	-	0	General-purpose I/O port (3V pin)
	RIN7		Capture R7 input pin (RGB mode)	
153	VIN5	_ _	0	Capture VIN5 input pin (656 mode)
100	PA7	-		General-purpose I/O port (3V pin)
	RIN4			Capture R4 input pin (RGB mode)
154			Capture VIN2 input pin (656 mode)	
104	PA4	1-	0	General-purpose I/O port (3V pin)
	FRCK0			Free-run timer 0 clock input pin
155	P121	1_	С	General-purpose I/O port
100		1		
	INT7			INT7 External interrupt input pin



BGA Pin No.	Pin Name	Polarity	I/O Circuit Types	Function ^{*2}
	SOT5			LIN-UART ch.5 serial data output pin
155	PPG6_2	_	С	PPG ch.6 output pin (2)
	TOT2			Reload timer ch.2 output pin
	FRCK1			Free-run timer 1 clock input pin
	P120			General-purpose I/O port
156	INT6		С	INT6 External interrupt input pin
130	SIN5]_	C	LIN-UART ch.5 serial data input pin
	PPG5_2			PPG ch.5 output pin (2)
	TOT1			Reload timer ch.1 output pin
	FRCK3			Free-run timer 3 clock input pin
	P116			General-purpose I/O port
157	SOT4	1_	С	LIN-UART ch.4 serial data output pin
	TIN3			Reload timer ch.3 event input pin
	SGA3	1		Sound generator ch.3 SGA output pin
450	P097			General-purpose I/O port
158	ICU4_1			Input capture ch.4 input pin (1)
	INT8			INT8 External interrupt input pin
	SOT3	1_	С	LIN-UART ch.3 serial data output pin
158	PPG0_1			PPG ch.0 output pin (1)
	TIN0			Reload timer ch.0 event input pin
	WOT			RTC overflow output pin
	TX2			CAN transmission data 2 output pin
	P112	- - - -	С	General-purpose I/O port
159	PPG3_2			PPG ch.3 output pin (2)
	TOT10_1			Reload timer ch.10 output pin (1)
160	VSS	_	_	GND pin
100	AN29			ADC Analog 29 input pin
	P085			General-purpose I/O port
	ICU2_2			Input capture ch.2 input pin (2)
161	PPG21	-	E	PPG ch.21 output pin
	PWM1M5			SMC ch.5 output pin
	UDCAIN2			Up/down counter ch.2 AIN input pin
	AN26			ADC Analog 26 input pin
	P082			General-purpose I/O port
	SCK6			LIN-UART ch.6 clock I/O pin
162	PPG18	-	E	
	PWM2P4			PPG ch.18 output pin SMC ch.4 output pin
	UDCZIN0_1			Up/down counter ch.0 ZIN input pin (1)
	AN23	-		ADC Analog 23 input pin
	P077	-		General-purpose I/O port
163	ICU6	-	E	Input capture ch.6 input pin
	SCK7_1	-		LIN-UART ch.7 clock I/O pin
	PPG15_1	-		PPG ch.15 output pin (1)
	PWM2M3			SMC ch.3 output pin
404	AN20	-	_	ADC Analog 20 input pin
164	P074	-	E	General-purpose I/O port
	ICU9			Input capture ch.9 input pin
	SCK8		_	Multi-function serial ch.8 clock I/O pin
164	PPG12_1	-	E	PPG ch.12 output pin (1)
	PWM1P3			SMC ch.3 output pin



BGA Pin No.	Pin Name	Polarity	I/O Circuit Types	Function*2
	AN17			ADC Analog 17 input pin
165	P071		E	General-purpose I/O port
103	SCK9	_		Multi-function serial ch.9 clock I/O pin
	PWM1M2			SMC ch.2 output pin
	AN14			ADC Analog 14 input pin
166	P066		E	General-purpose I/O port
100	PWM2P1]_		SMC ch.1 output pin
	UDCBIN0			Up/down counter ch.0 BIN input pin
167	AN11			ADC Analog 11 input pin
167	P063		_	General-purpose I/O port
407	PWM2M0]-	E	SMC ch.0 output pin
167	UDCBIN1	1		Up/down counter ch.1 BIN input pin
	AN8			ADC Analog 8 input pin
400	P060	1	_	General-purpose I/O port
168	SIN10	1-	E	Multi-function serial ch.10 serial data input pin
	PWM1P0			SMC ch.0 output pin
169	VCC5	_	_	+5.0V power supply pin
	AN6			ADC Analog 6 input pin
	P106	1		General-purpose I/O port
	ICU10_1			Input capture ch.10 input pin (1)
170	PPG4_1	– C	PPG ch.4 output pin (1)	
	TIN10_1			Reload timer ch.10 event input pin (1)
	SGA4_1			Sound generator ch.4 SGA output pin
	AN3			ADC Analog 3 input pin
	P103		General-purpose I/O port	
	ICU7_1	1		Input capture ch.7 input pin (1)
171	SIN5_1	-	С	LIN-UART ch.5 serial data input pin (1)
	PPG1_1	-		PPG ch.1 output pin (1)
	TIN3_1	-		Reload timer ch.3 event input pin (1)
	AN1			ADC Analog 1 input pin
	P101	-		General-purpose I/O port
172	SOT4_1	-	С	LIN-UART ch.4 serial data output pin (1)
172	PPG9			PPG ch.9 output pin
	TIN1_1			Reload timer ch.1 event input pin (1)
	AN0			ADC Analog 0 input pin
	P100			General-purpose I/O port
173	SIN4_1		С	LIN-UART ch.4 serial data input pin (1)
173		-		PPG ch.8 output pin
	PPG8			Reload timer ch.0 event input pin (1)
	TIN0_1			
474	TX0	-		CAN transmission data0 output pin
174	P095	-	Α	General-purpose I/O port
	PPG10_1			PPG ch.10 output pin (1)
175	VSS	-	_	GND pin
	P092	4		General-purpose I/O port
	ICU0_1	1		Input capture ch.0 input pin (1)
	INT13	1		INT13 External interrupt input pin
176	SCK2]-	С	LIN-UART ch.2 clock I/O pin
	PPG7_1]		PPG ch.7 output pin (1)
	TOT3_1			Reload timer ch.3 output pin (1)
	SGO0			Sound generator ch.0 SGO output pin



BGA Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function*2
	P134			General-purpose I/O port
177	ICU5			Input capture ch.5 input pin
177	INT5		_	INT5 External interrupt input pin
	PPG1_3]_	Α	PPG ch.1 output pin (3)
477	TRG2			PPG trigger 2 input pin (ch.8 to ch.11)
177	TOT10			Reload timer ch.10 output pin
	TIOB0			Base timer TIOB0 input pin
	P132			General-purpose I/O port
	ICU3			Input capture ch.3 input pin
178	INT2]-	K	INT2 External interrupt input pin
	SOT1			Multi-function serial ch.1 serial data output pin / I ² C ch.1 serial data I/O pin
	TOT8			Reload timer ch.8 output pin
	TIOA0			Base timer TIOA0 output pin
	P130			General-purpose I/O port
179	ICU1	_	K	Input capture ch.1 input pin
179	INT0]_	IN.	INT0 External interrupt input pin
	SCK0			Multi-function serial ch.0 clock I/O pin / I ² C ch.0 clock I/O pin
	P127			General-purpose I/O port
180	SOT0]_	K	Multi-function serial ch.0 serial data output pin / I ² C ch.0 serial data I/O pin
181	RSTX	N	F1	External reset input pin
182	RDY		0	External bus · Wait input pin
102	P057]_	0	General-purpose I/O port (3V pin)
183	A20		0	External bus · Address bit20 output pin
103	P052]_	U	General-purpose I/O port(3V pin)
184	A19		0	External bus · Address bit19 output pin
104	P051	_	U	General-purpose I/O port(3V pin)
185	A18		0	External bus · Address bit18 output pin
165	P050	_	U	General-purpose I/O port (3V pin)
	A13			External bus · Address bit13 output pin
186	P043	_	0	General-purpose I/O port (3V pin)
	QSPI_CS0			HS_SPI SSEL0 Output pin
	A10			External bus · Address bit10 output pin
187	P040	_	0	General-purpose I/O port (3V pin)
	QSPI_SIO1			HS_SPI SDATA1 I/O pin
188	A07	_	0	External bus · Address bit7 output pin
100	P035		O .	General-purpose I/O port (3V pin)
189	A03	_	0	External bus · Address bit3 output pin
189	P031	_	0	General-purpose I/O port (3V pin)
190	VSS	-	_	GND pin
191	P024	_	0	General-purpose I/O port (3V pin)
192	CS0X	_	o	External bus · Chip select 0 output pin
192	P021		<u> </u>	General-purpose I/O port (3V pin)
	BOUT1]		Display digital B1 output pin
193	D14]-	0	External bus · Data bit14 I/O pin
	P016			General-purpose I/O port (3V pin)



BGA Pin No.	Pin Name	Polarity	I/O Circuit Types 1	Function*2
- 1101	ROUT1		1,700	Display digital R1 output pin
194	D10	1_	0	External bus · Data bit10 I/O pin
	P012			General-purpose I/O port (3V pin)
	D5			External bus · Data bit5 I/O pin
	P005			General-purpose I/O port (3V pin)
195	SCK3_1	1_	o	LIN-UART ch.3 clock I/O pin (1)
	PPG5			PPG ch.5 output pin
	TOT1_2			Reload timer ch.1 output pin (2)
	D2			External bus · Data bit2 I/O pin
	P002			General-purpose I/O port (3V pin)
196	SCK2_1	1_	o	LIN-UART ch.2 clock I/O pin (1)
1.00	PPG2			PPG ch.2 output pin
	TIN2_2	1		Reload timer ch.2 event input pin (2)
	DEOUT	Р		Display enable display period output pin
197	PG7	<u>'</u>	0	General-purpose I/O port (3V pin)
	1 07			Display horizontal sync signal output pin (for Internal
198	HSYNC	_	0	sync)/ Display horizontal sync signal input pin (for External sync)
	PG6	1		General-purpose I/O port (3V pin)
400	BOUT6		0	Display digital B6 output pin
199	PF6	1-	0	General-purpose I/O port (3V pin)
	BOUT2			Display digital B2 output pin
200	PF2	_	0	General-purpose I/O port (3V pin)
	GOUT5			Display digital G5 output pin
201	PE5	-	0	General-purpose I/O port (3V pin)
	GOUT2		_	Display digital G2 output pin
202	PE2	_	0	General-purpose I/O port (3V pin)
	ROUT5		_	Display digital R5 output pin
203	PD5	-	0	General-purpose I/O port (3V pin)
	ROUT2			Display digital R2 output pin
204	PD2	-	0	General-purpose I/O port (3V pin)
205	VSS	_	_	GND pin
	CCLK			For capture, capture clock input pin
206	PH3	-	0	General-purpose I/O port (3V pin)
	VSIN	Р		Capture vertical sync signal input pin
207	PG1	-	0	General-purpose I/O port (3V pin)
208	VCC3	-	_	+3.3V power supply pin
209	VSS	_	_	GND pin
210	VSS	_	_	GND pin
211	VCC3	1_	_	+3.3V power supply pin
212	VCC3	_	_	+3.3V power supply pin
213	VSS	_	_	GND pin
214	VCC5	_	_	+5.0V power supply pin
	FRCK2			Free-run timer 2 clock input pin
	P117	1		General-purpose I/O port
	SCK4	1		LIN-UART ch.4 clock I/O pin
215	TRG4	-	С	PPG trigger 4 input pin (ch.16 to ch.19)
		+		Reload timer ch.0 output pin
	TOT0		·	
	SGO3			Sound generator ch.3 SGO output pin



5045			1/2 01 1/	
BGA Pin No.	Pin Name	Polarity	I/O Circuit Types	Function*2
	FRCK4			Free-run timer 4 clock input pin
	P115			General-purpose I/O port
216	SIN4	_	С	LIN-UART ch.4 serial data input pin
	TIN2			Reload timer ch.2 event input pin
	SGO2			Sound generator ch.2 SGO output pin
217	VCC5	_	_	+5.0V power supply pin
218	VSS	_	_	GND pin
219	DVCC	_	_	SMC large current port power supply pin
220	DVSS	_	_	SMC large current port GND pin
221	DVCC	_	_	SMC large current port power supply pin
222	DVSS	_	_	SMC large current port GND pin
223	DVCC	_	_	SMC large current port power supply pin
224	DVSS	_	_	SMC large current port GND pin
225	DVCC	_	_	SMC large current port power supply pin
226	DVSS	_	_	SMC large current port GND pin
227	VCC5	_	_	+5.0V power supply pin
228	VSS	_	_	GND pin
229	VCC5	_	_	+5.0V power supply pin
230	VCC5	_	_	+5.0V power supply pin
231	VSS	_	_	GND pin
232	VSS	_	_	GND pin
	TIOB1			Base timer TIOB1 input pin
	P133			General-purpose I/O port
	ICU4			Input capture ch.4 input pin
	INT3			INT3 External interrupt input pin
233	SCK1	_	K	Multi-function serial ch.1 clock I/O pin / I ² C ch.1 clock I/O pin
	PPG11_1			PPG ch.11 output pin (1)
	TRG5			PPG trigger 5 input pin (ch.20 to ch.23)
	ТОТ9			Reload timer ch.9 output pin
234	VCC5	_	_	+5.0V power supply pin
235	VCC5	_	_	+5.0V power supply pin
236	VSS	_	_	GND pin
237	VSS	_	_	GND pin
238	VSS	_	_	GND pin
239	VCC3	_	_	+3.3V power supply pin
240	VCC3	_	_	+3.3V power supply pin
241	VSS	_	_	GND pin
242	VCC3	_	_	+3.3V power supply pin
	A06			External bus · Address bit6 output pin
243	P034	1 -	0	General-purpose I/O port (3V pin)
244	VSS	_	_	GND pin
245	VSS	_	_	GND pin
246	VCC3	_	_	+3.3V power supply pin
	GOUT0	+		Display digital G0 output pin
247	D11	 _	o	External bus · Data bit11 I/O pin
	P013	1	_	General-purpose I/O port (3V pin)
248	VCC3	_	_	+3.3V power supply pin
249	VSS	1_	_	GND pin
250	VSS	1_	_	GND pin
200	V 00	1		טווא פגיוס אווו




BGA Pin No.	Pin Name	Polarity	I/O Circuit Types*1	Function*2
251	VSS	_	_	GND pin
252	VCC3	_	_	+3.3V power supply pin
253	VCC3	_	_	+3.3V power supply pin
254	VSS	_	_	GND pin
255	VCC3	_	_	+3.3V power supply pin
256	VCC3	_	_	+3.3V power supply pin
257	GND	_	_	GND pin
:	:	:	:	:
:	:	:	:	:
:	:	:	:	:
320	GND	_	_	GND pin

^{*1:} For the I/O circuit types, see "I/O Circuit Type".
*2: For switching, see "I/O Port" of Hardware Manual.



4. I/O Circuit Type





Туре	Circuit	Remarks
E	Pull-up control Digital output Pull-down control CMOS-hys input Standby control Automotive input Standby control TTL input Standby control Analog input	 Analog input, General-purpose I/O port Output 1mA,2mA,30mA (large current for SMC) Pull-up resistor control 50kΩ Pull-down resistor control 50kΩ CMOS input Schmitt input TTL input Automotive input
F1	CMOS-hys input	 Schmitt input Pull-up resistor control 50kΩ (5V cont)
F2	CMOS-hys input	Schmitt input Pull-down resistor control 50kΩ (5V cont)
F3	CMOS-hys input Automotive input	Schmitt input Automotive input Pull-down resister control 50kΩ (5V cont)



Туре	Circuit	Remarks
G		Open-drain I/O
		Output 25mA (NOD)
	Digital output	• TTL input
		'
	TTL input	
J	2 2	Automotive input
	Automotive input	
14		
K		Analog input, General-purpose I/O port
	Pull-up control	Output 1mA,2mA,3mA(l ² C)
	-O	• Pull-up resistor control 50kΩ
	Digital output	• Pull-down resistor control 50kΩ
	× × × × × × × × × × × × × × × × × × ×	CMOS input
	Digital output	Schmitt input
	Pull-down control	TTL input
		Automotive input
	<u> </u>	
	CMOS-hys input	
	Standby control	
	CMOS input	
	Standby control	
	Automotive input	
	Standby control	
	TTL input	
	Standby control	
	Analog input	
L		Main oscillation I/O
	□ Input	
	│ ┌─ ∦ ┴ो──┐ │	
	Standby control	
<u></u>		
N	_	Sub oscillation I/O
	Input	
	Standby control	



Type	Circuit	Remarks
0	Pull-up control Digital output Digital output Pull-down control CMOS-hys input Standby control TTL input Standby control	 Output 2mA,5mA,10mA and 20mA Pull-up resistor control 33kΩ Pull-down resistor control 33kΩ Schmitt input TTL input
P	Mode input Control	Mode I/O Schmitt input
S		Analog input(3V)
Т	Analog output	Analog output(3V)
U	CMOS input	TDI/TMS/TCK (JTAG) CMOS input Pull-up resistor control 50kΩ (1.2V Cont)



Туре	Circuit	Remarks
V		• TRST (JTAG)
	<u> </u>	CMOS input
		 Pull-up resistor control 50kΩ (1.2V Cont)
	┌┸ ╵ ┃	
	7//	
	>	
	₹	
	CMOS input	
	Standby control	
W		- TDO (ITAC)
VV	- ←	TDO (JTAG) In case of Boundary Scan Test mode.
		High Impedance state
		In other case of Boundary Scan Test Mode.
	Digital output	• 5mA output
	⊠	on roupat
	<u></u>	
	Digital output	
	 	
	111	



5. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

5.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

■ Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

■ Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

■Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
 - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
 - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

■Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

■ Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Document Number: 002-04727 Rev. *B Page 50 of 174



■ Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

5.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

■ Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

■Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

■ Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress. packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

■Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Document Number: 002-04727 Rev. *B Page 51 of 174



■ Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

5.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

- 1. Humidity
 - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- 2. Discharge of Static Electricity
 - When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- 3. Corrosive Gases, Dust, or Oil
 - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
- 4. Radiation, Including Cosmic Radiation
 - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
- 5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

Document Number: 002-04727 Rev. *B Page 52 of 174



6. Handling Devices

This section explains the latch-up prevention and treatment of a pin.

■For latch-up prevention

If a voltage higher than VCC or a voltage lower than VSS is applied to an I/O pin, or if a voltage exceeding the ratings is applied between VCC pin and VSS pin, a latch-up may occur in CMOS IC. If the latch-up occurs, the power supply current increases excessively and device elements may be damaged by heat. Take care to prevent any voltage from exceeding the maximum ratings in device application.

Also, the analog power supply (AVCC5, AVRH5), the NTSC power supply (AVCC3, AVR3), analog input and power supply to high-current output buffer pins must not be exceed the digital power supply (VCC5 or VCC3) when the power supply to the analog system and high-current output buffer pins is turned on or off.

In the correct power-on sequence of the microcontroller, turn on the digital power supply (VCC5), analog power supplies (AVCC5, AVRH5), and the power supply of high-current output buffer pins (DVCC) simultaneously. Or, turn on the digital power supply (VCC5), and then turn on analog power supplies (AVCC5, AVRH5) and the power supply of high-current output buffer pins (DVCC).

In the correct power-on sequence of GDC, similarly turn on the digital power supply (VCC3) and the NTSC analog power supply (AVCC3) simultaneously. Or, turn on the digital power supply (VCC3), and then turn on the NTSC analog power supply (AVCC3).

■Treatment of unused pins


If unused input pins are left open, they may cause a permanent damage to the device due to malfunction or latch-up. Connect a $2k\Omega$ resistor to each of unused pins for pull-up or pull-down processing.

Also, if I/O pins are not used, they must be set to the output state for opening or they must be set to the input state and treated in the same way as for the input pins.

■Power supply pins

The device is designed to ensure that if the device contains multiple VCC pin or VSS pin, the pins that should be at the same potential are interconnected to prevent latch-up or other malfunctions. Further, connect these pins to an external power supply or ground to reduce unwanted radiation, prevent strobe signals from malfunctioning due to a raised ground level, and fulfill the total output current standard, etc. As shown in Figure 1, all Vss power supply pins must be treated in the similar way. If multiple Vcc or Vss systems are connected, the device cannot operate correctly even within the guaranteed operating range.

Figure 1. Power Supply Input Pins



The power supply pins should be connected to VCC pin and VSS pin of this device at the low impedance from the power supply source.

In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin is recommended to use as a bypass capacitor between the VCC pin and the VSS pin.

As for BGA package product, the solder balls of VSS and VCC are placed in the most internal circumference of solder-ball-placement. In order to connect bypass capacitor close to these balls, the capacitors had better be implemented on the back side of a system board surface on which BGA package is implemented.



■Crystal oscillation circuit

An external noise to the X0 pin or X1 pin may cause a device malfunction. The printed circuit board must be designed to lay out the X0 pin and the X1 pin, crystal oscillator (or ceramic resonator), and the bypass capacitor to be grounded to the close position to the device.

The printed circuit board artwork is recommended to surround the X0 pin and X1 pin by ground circuits.

■ Mode pins (MD2, MD1, MD0)

Connect the MD2, MD1and MD0 mode pin to the VCC pin or VSS pin directly. To prevent an erroneous selection of test mode caused by the noise, reduce the pattern length between each mode pin and the VCC pin or VSS pin on the printed circuit board. Also, use the low-impedance pin connection.

■ During power-on

To prevent a malfunction of the voltage step-down circuit built in the device, set the voltage rising time to have 50µs or longer (between 0.2V and 2.7V) during power-on.

■ Notes during PLL clock operation

When the PLL clock is selected and if the oscillator is disconnected or if the input is stopped, this clock may continue to operate at the free running frequency of the self-oscillator circuit built in the PLL clock. This operation is not guaranteed.

■Treatment of A/D converter power supply pins

Connect the pins to have AVCC5=AVRH5=VCC5 and AVSS5/AVRL5=VSS even if the A/D converter is not used.

Also, similarly connect the pins of NTSC A/D converter power supply to have AVCC3=VCC3 and AVSS3=VSS. At this time, open VIN/REFOUT.

■Notes on using external clock

An external clock is not supported. None of the external direct clock input can be used for both main clock and sub clock.

■ Power-on sequence of A/D converter analog inputs

Be sure to turn on the digital power supply (Vcc5) first, and then turn on the A/D converter power supplies (AVcc5, AVRH5, AVRL5) and analog inputs (AN0 to AN31). Also, turn off the A/D converter power supplies and analog inputs first, and then turn off the digital power supply (Vcc5). When the AVRH5 pin voltage is turned on or off, it must not exceed AVCC5. Even if a common analog input pin is used as an input port, its input voltage must not exceed AVcc5. (However, the analog power supply and digital power supply can be turned on or off simultaneously.)

Be sure to similarly turn on the digital power supply (VCC3) first, and then turn on the A/D converter power supply (AVCC3) for NTSC and NTSC inputs (VIN, AVR). Also, turn off the A/D converter power supplies and analog inputs first, and then turn off the digital power supply (VCC3).

■ Treatment of power supplies for high current output buffer pins (DVcc, DVss)

Be sure to turn on the digital power supply (Vcc) first, and then turn on the power supplies for high current output buffer pins (DVcc, DVss). Also, turn off the power supplies for high current output buffer pins first, and then turn off the digital power supply (Vcc).

Even if the high current output buffer pins are used as general-purpose ports, the power supplies of high current output buffer pins (DVcc, DVss) must be powered. (The power supplies of high current output buffer pins and the digital power supplies can be turned on or off simultaneously.)

■Treatment of C pin

This device contains a voltage step-down circuit. A capacitor must always be connected to the C pin to assure the internal stabilization of the device. For the standard values, see the "Recommended Operating Conditions" of the latest data sheet.

■Function switching of a multiplexed port

To switch between the port function and the multiplexed pin function, use the PFR (port function register).

■Low-power consumption mode

To transit to the sleep mode, watch mode, stop mode, watch mode(power-off) or stop mode(power-off), follow the procedure explained in the "Activating the sleep mode, watch mode, or stop mode" or the "Activating the watch mode (power-off) or stop mode(power-off)" of " POWER CONSUMPTION CONTROL".

Power supply for GDC can be turned off separately from the microcontroller.

Take the following notes when using a monitor debugger.

- Do not set a break point for the low-power consumption transition program.
- Do not execute an operation step for the low-power consumption transition program.



■ Precautions when writing to registers including the status flag

When writing data in the register that has a status flag (especially, an interrupt request flag) to control function, taking care not to clear its status flag erroneously must be followed.

The program must be written not to clear the flag to the status bit, and then to set the control bits to have the desired value.

Especially, if multiple control bits are used, the bit instruction cannot be used. (The bit instruction can access to a single bit only.) By the Byte, Half-word, or Word access, data is written to the control bits and status flag simultaneously. During this time, take care not to clear other bits (in this case, the bits of status flag) erroneously.

Note:


These points can be ignored because the bit instructions to a register which supports RMW are already taken the points into consideration. Care must be taken when the bit instruction is used to a register which does not support RMW.

Document Number: 002-04727 Rev. *B Page 55 of 174




7. Block Diagram

■MB91F591/592/594/596/597/599





■MB91F59A/59B




Note: I/O of peripheral functions can be confirmed at "PIN ASSIGNMENT" and "PIN DESCRIPTION".




8. Memory Map

■Memory map





■GDC memory map



Note: The GDC area is executed mapping with the little endian.

^{*1)} Parallel interface supports 64MB of memory space from 0240_0000_H to 063F_FFFC_H for External FLASH.

^{*2)} HS-SPI supports additional 192MB of memory space from 0640_0000_H to 123F_FFFF_H. (HS-SPI totally supports 256MB of memory space from 0240_0000H to 123F_FFFFH for External FLASH)




■Memory map

	MB91F59A	
0000 0000 _H	I/O	
0000 4000 _н	Back up RAM (8KB)	
0000 6000 _H	I/O	
0001 0000 _H	RAM (192KB)	
0004 0000 _H		AHE
	Access inhibit	
0007 0000 _н		
	Flash memory (1024+512+64) KB	
0020 0000 _Н	Access inhibit	
0033 0000 _н	WorkFlash (64KB)	
0034 0000 _н	Access inhibit	
0040 0000 _н	GDC control + External area (288MB)	АНВ
1240 0000 _н	Access inhibit	
7FFF 0000 _H	RAM (64KB)	AHB
8000 0000 _H FFFF FFFF _H	Access inhibit	



■GDC memory map



Note: The GDC area is executed mapping with the little endian.

^{*1)} Parallel interface supports 64MB of memory space from 0240_0000_H to 063F_FFFC_H for External FLASH.

^{*2)} HS-SPI supports additional 192MB of memory space from 0640_0000_H to 123F_FFFC_H. (HS-SPI totally supports 256MB of memory space from 0240_0000_H to 123F_FFFC_H for External FLASH)




■Memory map

	MB91F594, MB91F599	
0000 0000 _H	I/O	
0000 4000 _н	Back up RAM (8KB)	
0000 6000 _н	I/O	
0001 0000 _н	RAM (64KB)	
0002 0000 _H	Reserved	
0003 0000 _Н		АН
	Access inhibit	
0007 0000 _н		-
	Flash memory (1024+64) KB	
0018 0000 _н	Access inhibit	
0023 0000 _н	WorkFlash (64KB)	
0024 0000 _н	Access inhibit	
0040 0000 _н	GDC control + External area (96MB)	AHE
0640 0000 _н		
8000 0000 _H	Access inhibit	
FFFF FFFF _H		



■GDC memory map



Note: The GDC area is executed mapping with the little endian.




■Memory map

		MB91F592, MB91F597	
0000	0000 _н	I/O	
0000		Back up RAM (8KB)	
0000	6000 _H	I/O	
0001 (0000 _H	RAM (40KB)	
0001 /	A000 _н	Reserved	
0003 (0000н	Access inhibit	АНВ
0007 (0000 _H	Flash memory (512+64) KB	
0010 (0000н	Access inhibit	
0023 (0000н	WorkFlash (64KB)	
0024 (0000 _н	Access inhibit	
0040 (0000 _H	GDC control + External area (96MB)	АНВ
0640 (0000н		
8000 (0000 _н	Access inhibit	
FFFF I	FFFF _H		



■GDC memory map



Note: The GDC area is executed mapping with the little endian.




■Memory map

	MD04F604	
	MB91F591, MB91F596	
0000 0000 _H	I/O	
0000 4000 _н	Back up RAM (8KB)	
0000 6000 _н	I/O	
0001 0000 _H	RAM (40KB)	
0001 A000 _н	Reserved	
0003 0000н		АНВ
	Access inhibit	
0007 0000 _н	Flash memory (512+64) KB	
0010 0000 _Н	Access inhibit	
0023 0000 _н	WorkFlash (64KB)	
0024 0000 _н	Access inhibit	
0040 0000 _н	GDC control + External area (96MB)	АНВ
0640 0000 _н		
8000 0000 _H	Access inhibit	
FFFF FFFF _H		



■GDC memory map



Note: The GDC area is executed mapping with the little endian.



9. I/O Map

The following I/O map shows the relationship between memory space and registers for peripheral resources.

■Legend of I/O Map

	Г			—Read/Write attribu	te (R: Read W: Writ	te)
			A11 0% 111	. (5) . N		
Address	+0	Address Offset Value/ Register Name +1 +2 +3				Block
000090н	BT1TMR[R] H 00000000 000000	000	71	BT1TMCR[R/W]B,H,W 00000000 00000000		
000094 н	-		BT1STC[R/W] B 00000000	-	-	Base timer 1
000098 н	BT1PCSR/BT1PF 00000000 000000		/W] H	BT1PDUT/BT1PRLH/8 00000000 00000000	BT1DTBF[R/W] H	Base timer 1
00009С н	BTSEL[R/W] B 000 0			BTSSSR[W] B,H 11		
0000А0 н	ADERH [R/W]B, I	,		ADERL [R/W]B, H, W 00000000 00000000		
0000A4 _н	ADCS1 [R/W] B, 00000000	H,W	ADCS0 [R/W] B, H,W 00000000	ADCR1 [R] B, H,W ADCR0 [R] B, H,W XXXXX XXX		A/D converter
0000А8 н	ADCT1 [R/W] B, I 00010000	H,W	ADCT0 [R/W] B, H,W 00101100	ADSCH [R/W] B, H,W 00000 ♠	ADECH [R/W] B, H,W 00000	
		Data access attribute B: Byte H: Half-word W: Word (Note) The access by the access attribute not describ disabled.				ess by the data
					Initial register valu	e after reset

The initial register value after reset indicates as follows:

- "1": Initial value "1"
- "0": Initial value "0"
- "X": Initial value undefined
- "-": Reserved bit/Undefined bit
- "*": Initial value "0" or "1" according to the setting

Note: The access by the data access attribute not described is disabled.



■I/O map

Address		Address Offset V	alue / Register Na	ame	Block
Address	+0	+1	+2	+3	DIOCK
000000н	PDR00[R/W] B,H,W XXXXXXXX	PDR01[R/W] B,H,W XXXXXXXX	PDR02[R/W] B,H,W XXXXXXXX	PDR03[R/W] B,H,W XXXXXXXX	
000004 _H	PDR04[R/W] B,H,W XXXXXXXX	PDR05[R/W] B,H,W XXXXXXXX	PDR06[R/W] B,H,W XXXXXXX	PDR07[R/W] B,H,W XXXXXXXX	
000008н	PDR08[R/W] B,H,W XXXXXXXX	PDR09[R/W] B,H,W XXXXXXXX	PDR10[R/W] B,H,W XXXXXXXX	PDR11[R/W] B,H,W XXXXXXXX	
00000Сн	PDR12[R/W] B,H,W XXXXXXXX	PDR13[R/W] B,H,W XX-XXXX	_	_	Port data register
000010 _Н	PDRA[R/W] B,H,W XXXXXX	PDRB[R/W] B,H,W XXXXXX	PDRC[R/W] B,H,W XXXXXX	PDRD[R/W] B,H,W XXXXXX	
000014 _H	PDRE[R/W] B,H,W XXXXXX	PDRF[R/W] B,H,W XXXXXX	PDRG[R/W] B,H,W XXXXXXX	PDRH[R/W] B,H,W X	
000018 _H to 000028 _H	_	_	_	_	Reserved
00002C _H to 000030 _H	_	_	_	_	Reserved
000034 _H to 000038 _H	_	_	_	_	Reserved
00003Сн	WDTCR0[R/W] B,H,W -00000	WDTCPR0[W] B,H,W 00000000	WDTCR1[R] B,H,W 0110	WDTCPR1[W] B,H,W 00000000	Watchdog timer [S]
000040 _H	_	_	_		Reserved
000044н	DICR [R/W] B XXXXXXXX0	_	_	_	Delay interrupt
000048 _Н to 00005С _Н	_	_	_	_	Reserved
000060 _н	TMRLRA0 [R/W] F	XXXX	TMR0 [R] H XXXXXXXX XX		Reload timer 0
000064 _H	TMRLRB0 [R/W] F		TMCSR0 [R/W] 00000000 0-000		rtolodd umor o
000068 _Н to 00007С _Н	_	_	_	_	Reserved
000080 _н	BT0TMR [R] H 00000000 000000	1	BT0TMCR [R/W -0000000 00000		
000084н	_	BT0STC [R/W] B 0000-000	_	_	Base timer 0
000088 _н	BT0PCSR/BT0PR [R/W] H XXXXXXXXX XXXX		BT0PDUT/BT0PRLH/BT0DTBF [R/W] H XXXXXXXX XXXXXXXX		
00008Сн	_	_	_	_	



A 11	4	Address Offset Val	ue / Register Nam	e	DI. I	
Address	+0	+1	+2	+3	Block	
000090н	BT1TMR [R] H 00000000 0000000	00	BT1TMCR [R/W] F -0000000 0000000			
000094 _н	_	BT1STC [R/W] B 0000-000	_	_	Base timer 1	
000098н	BT1PCSR/BT1PRLL 098 _H [R/W] H		BT1PDUT/BT1PRLH/BT1DTBF [R/W] H 00000000 00000000			
00009С _Н	BTSEL01 [R/W] B 0000	_	BTSSSR [W] B,H 11		Base timer 0,1	
0000A0 _н	ADERH [R/W] B, H		ADERL [R/W] B, H 00000000 0000000			
0000A4 _H	ADCS1 [R/W] B, H,W 0000000-	ADCS0 [R/W] B, H,W 00000000	ADCR1 [R] B, H,W XX	ADCR0 [R] B, H,W XXXXXXXX	A/D converter	
0000А8н	ADCT1 [R/W] B, H,W 00010000	ADCT0 [R/W] B, H,W 00101100	ADSCH [R/W] B, H,W 00000	ADECH [R/W] B, H,W 00000		
0000АСн	_	_	_	_	Reserved	
0000B0 _H	SCR0/(IBCR0) [R/W] B,H,W 000000	SMR0 [R/W] B,H,W 000-0000	SSR0 [R/W] B,H,W 0-000011	ESCR0/(IBSR0) [R/W] B,H,W -0000000	Multi-function serial 0	
0000В4н	RDR0/(TDR0)[R/W] B,H,W ^{*1} 0 00000000		BGR0 [R/W] H,W 00000000 00000000		*1: Byte access is possible only for access	
0000В8н	— / (ISMK0) [R/W] B,H,W	— / (ISBA0) [R/W] B,H,W	_	_	to lower 8 bits *2: Reserved because	
0000BC _н	FCR10 [R/W] B,H,W 00100	FCR00 [R/W] B,H,W -0000000	FBYTE20 [R/W] B,H,W 00000000	FBYTE10 [R/W] B,H,W 00000000	I ² C mode is not set immediately after reset.	
0000С0 _н	SCR1/(IBCR1) [R/W] B,H,W 000000	SMR1 [R/W] B,H,W 000-0000	SSR1 [R/W] B,H,W 0-000011	ESCR1/(IBSR1) [R/W] B,H,W -0000000	Multi-function serial 1	
0000С4н	RDR1/(TDR1)[R/W	/] B,H,W ^{*1}	BGR1 [R/W] H,W 00000000 00000000		*1: Byte access is possible only for access	
0000С8н	— / (ISMK1) [R/W] B,H,W *	— /(ISBA1) [R/W] B,H,W *	_	_	to lower 8 bits *2: Reserved because	
0000ССн	FCR11 [R/W] B, H, W 00100	FCR01[R/W] B, H, W -0000000	FBYTE21 [R/W] B,H,W 00000000	FBYTE11[R/W] B,H,W 00000000	I ² C mode is not set immediately after reset.	
0000D0 _H	SCR2 [R/W] B, H, W 00000000	SMR2 [R/W] B, H, W 00000000	SSR2 [R/W] B, H, W 00001000	RDR2 /TDR2 [R/W] B, H, W 00000000	-LIN-UART2	
0000D4 _H	ESCR2 [R/W] B, H, W 00000X00	ECCR2 [R/W] B, H, W -0000-XX	BGR2 [R/W] B, H, W -0000000 00000000		LITTOMICIZ	
0000D8 _H	SCR3 [R/W] B, H, W 00000000	SMR3 [R/W] B, H, W 00000000	SSR3 [R/W] B, H, W 00001000	RDR3 /TDR3 [R/W] B, H, W 00000000		
0000DC _н	ESCR3 [R/W] B, H, W 00000X00	ECCR3 [R/W] B, H, W -0000-XX	BGR3 [R/W] B, H, W -0000000 00000000		-LIN-UART3	



A al alua a a		Disala			
Address	+0	+1	/alue / Register Na +2	+3	Block
0000E0 _H	SCR4 [R/W] B, H, W 00000000	SMR4 [R/W] B, H, W 00000000	SSR4 [R/W] B, H, W 00001000	RDR4 /TDR4 [R/W] B, H, W 00000000	—LIN-UART4
0000E4 _Н	ESCR4 [R/W] B, H, W 00000X00	ECCR4 [R/W] B, H, W -0000-XX	BGR4 [R/W] B, -0000000 00000		-LIN-UART4
0000E8 _H	SCR5 [R/W] B, H, W 00000000	SMR5 [R/W] B, H, W 00000000	SSR5 [R/W] B, H, W 00001000	RDR5 /TDR5 [R/W] B, H, W 00000000	LIN-UART5
0000EС _н	ESCR5 [R/W] B, H, W 00000X00	ECCR5 [R/W] B, H, W -0000-XX	BGR5 [R/W] B, -0000000 00000		LIN-OAK15
0000F0 _н	SCR6 [R/W] B, H, W 00000000	SMR6 [R/W] B, H, W 00000000	SSR6 [R/W] B, H, W 00001000	RDR6 /TDR6 [R/W] B, H, W 00000000	LINITIADTO
0000F4 _H	ESCR6 [R/W] B, H, W 00000X00	ECCR6 [R/W] B, H, W -0000-XX	BGR6 [R/W] B, -0000000 00000		LIN-UART6
0000F8 _н	SCR7 [R/W] B, H, W 00000000	SMR7 [R/W] B, H, W 00000000	SSR7 [R/W] B, H, W 00001000	RDR7 /TDR7 [R/W] B, H, W 00000000	LINI LIA DT7
0000FC _н	ESCR7 [R/W] B, H, W 00000X00	ECCR7 [R/W] B, H, W -0000-XX	BGR7 [R/W] B, -0000000 00000		LIN-UART7
000100 _н	TMRLRA1 [R/W] H XXXXXXXX XXXXXXX		TMR1 [R] H XXXXXXXX XXXXXXXX		Reload timer 1
000104 _Н	TMRLRB1 [R/W] H XXXXXXXX XXXXXXX		TMCSR1 [R/W] B, H,W 00000000 0-000000		Reload timer 1
000108 _Н	TMRLRA2 [R/W] H XXXXXXXX XXXXXXX		TMR2 [R] H XXXXXXXX XXXXXXXX		Reload timer 2
00010Сн	TMRLRB2 [R/W] XXXXXXXX XXX		TMCSR2 [R/W] B, H,W 00000000 0-000000		Neloau timer 2
000110н	TMRLRA3 [R/W] XXXXXXXX XXX		TMR3 [R] H XXXXXXXX XXXXXXXX		Reload timer 3
000114 _Н	TMRLRB3 [R/W] XXXXXXXX XXX		TMCSR3 [R/W]		Reload timer 3
000118 _H to 000140 _H	_	_	_	_	Reserved
000144 _H	GCN13 [R/W] H 00110010 00010000		_	GCN23 [R/W] B 0000	PPG12,13,14,15 control
000148 _н	GCN14 [R/W] H 00110010 00010000		_	GCN24 [R/W] B 0000	PPG16,17,18,19 control
00014С _н	GCN15 [R/W] H 00110010 00010000		_	GCN25 [R/W] B 0000	PPG20,21,22,23 control
000150 _н	PTMR11 [R] H,W 11111111 11111111		PCSR11 [W] H, XXXXXXXX XX	W XXXXXX	PPG11
000154 _Н	PDUT11 [W] H,W XXXXXXX XXXXXXX		PCN11 [R/W] B 0000000- 00000		FFGII



	Address Offset Value / Register Name						
Address	+0	+1 +2	+3 Block				
	PTMR12 [R] H,W	PCSR12 [W] H,W	-				
000158 _H	11111111 11111111	XXXXXXXX XXXXXXXX	DD040				
	PDUT12 [W] H,W	PCN12 [R/W] B, H,W	PPG12				
00015C _н	XXXXXXXX XXXXXXX	0000000- 000000-0					
	PTMR13 [R] H,W	PCSR13 [W] H,W					
000160 _н	11111111 11111111	XXXXXXXX XXXXXXX					
	PDUT13 [W] H,W	PCN13 [R/W] B, H,W	PPG13				
000164 _Н	XXXXXXXX XXXXXXX	000000- 000000-0					
	PTMR14 [R] H,W	PCSR14 [W] H,W					
000168 _H	11111111 11111111	XXXXXXXX XXXXXXX	22011				
000400	PDUT14 [W] H,W	PCN14 [R/W] B, H,W	PPG14				
00016C _н	XXXXXXXX XXXXXXX	000000- 000000-0					
000470	PTMR15 [R] H,W	PCSR15 [W] H,W					
000170 _H	11111111 11111111	XXXXXXXX XXXXXXX					
000474	PDUT15 [W] H,W	PCN15 [R/W] B, H,W	PPG15				
000174 _Н	XXXXXXXX XXXXXXX	000000- 000000-0					
	PTMR16 [R] H,W	PCSR16 [W] H, W					
000178 _Н	11111111 11111111	XXXXXXXX XXXXXXX	22010				
	PDUT16 [W] H,W	PCN16 [R/W] B, H,W	PPG16				
00017Сн	XXXXXXXX XXXXXXX	000000- 000000-0					
	PTMR17 [R] H,W	PCSR17 [W] H,W					
000180н	11111111 11111111	XXXXXXXX XXXXXXX	5504-				
	PDUT17 [W] H,W	PCN17 [R/W] B, H,W	PPG17				
000184 _Н	XXXXXXXX XXXXXXX	000000- 000000-0					
000400	PTMR18 [R] H,W	PCSR18 [W] H,W					
000188 _н	11111111 11111111	XXXXXXXX XXXXXXX	DD040				
000400	PDUT18 [W] H,W	PCN18 [R/W] B, H,W	PPG18				
00018С _н	XXXXXXXX XXXXXXXX	000000- 000000-0					
000400	PTMR19 [R] H,W	PCSR19 [W] H,W					
000190 _н	11111111 11111111	XXXXXXXX XXXXXXXX	DDC40				
000404	PDUT19 [W] H,W	PCN19 [R/W] B, H,W	PPG19				
000194 _н	XXXXXXXX XXXXXXXX	000000- 000000-0					
000400	PTMR20 [R] H,W	PCSR20 [W] H,W					
000198 _н	11111111 11111111	XXXXXXXX XXXXXXX	PPG20				
00019С _н	PDUT20 [W] H,W	PCN20 [R/W] B, H,W	PFG20				
00019CH	XXXXXXXX XXXXXXXX	000000- 000000-0					
0001A0 _Н	PTMR21 [R] H,W	PCSR21 [W] H, W					
UUU IAUH	11111111 11111111	XXXXXXXX XXXXXXX	PPG21				
0001A4 _н	PDUT21 [W] H,W	PCN21 [R/W] B, H,W	11 021				
0001A 4 H	XXXXXXXX XXXXXXXX	000000- 000000-0					
0001A8 _H	PTMR22 [R] H,W	PCSR22 [W] H,W					
000 17 toH	11111111 11111111	XXXXXXXX XXXXXXX	PPG22				
0001AC _н	PDUT22 [W] H,W	PCN22 [R/W] B, H,W	11022				
300 17 tOH	XXXXXXXX XXXXXXXX	0000000- 000000-0					
0001B0 _н	PTMR23 [R] H,W	PCSR23 [W] H,W					
	11111111 11111111	XXXXXXXX XXXXXXX	PPG23				
0001B4 _H	PDUT23 [W] H,W	PCN23 [R/W] B, H,W	320				
	XXXXXXXX XXXXXXXX	0000000- 000000-0					
0001B8 _H	TMRLRA7 [R/W] H	TMR7 [R] H					
	XXXXXXXX XXXXXXXX	XXXXXXXX XXXXXXX	Reload timer 7				
	TMRLRB7 [R/W] H	TMCSR7 [R/W] B, H,W	MB91F59A/B only				
	XXXXXXXX XXXXXXXX	0000000 0-000000					



Address		Block				
Address	+0	+1	+2	+3	Бюск	
0001С0 _н	TMRLRA8 [R/W]		TMR8 [R] H XXXXXXXX XXXX	(XXXX	Reload timer 8	
0001С4 _н	TMRLRB8 [R/W] H XXXXXXXX XXXXXXXX		TMCSR8 [R/W] B,		MB91F59A/B only	
0001C8 _H	TMRLRA9 [R/W]		TMR9 [R] H XXXXXXXX XXXX	(XXXX	Reload timer 9	
0001СС _н	TMRLRB9 [R/W]		TMCSR9 [R/W] B, 00000000 0-00000	,	MB91F59A/B only	
0001D0 _Н	TMRLRA10 [R/W XXXXXXXX XXX		TMR10 [R] H XXXXXXXX XXXX	(XXXX	Reload timer 10	
0001D4 _H	TMRLRB10 [R/W XXXXXXXX XXX		TMCSR10 [R/W] E		MB91F59A/B only	
0001D8 _H to 0001DC _H	_	_	_	_	Reserved	
0001E0 _H	SCR10 [R/W] B,H,W 000000	SMR10 [R/W] B,H,W 000-0000	SSR10 [R/W] B,H,W 0-000011	ESCR10 [R/W] B,H,W -0000000	Multi-function serial 10	
0001E4 _Н	RDR10/(TDR10)[0 00000000	R/W] B,H,W *1	BGR10 [R/W] H,W 00000000 000000		*1: Byte access is	
0001E8 _H	_	_	_	_	possible only for access to lower 8 bits.	
0001EС _н	FCR110 [R/W] B,H,W 00100	FCR010 [R/W] B,H,W -0000000	FBYTE210 [R/W] B,H,W 00000000	FBYTE110 [R/W] B,H,W 00000000	MB91F59A/B only	
0001F0 _н	SCR11 [R/W] B,H,W 000000	SMR11 [R/W] B,H,W 000-0000	SSR11 [R/W] B,H,W 0-000011	ESCR11 [R/W] B,H,W -0000000	Multi-function serial 11	
0001F4 _н	RDR11/(TDR11)[R/W] B,H,W *10 00000000		BGR11 [R/W] H,W 00000000 00000000		*1: Byte access is	
0001F8 _H	_	_	_	_	possible only for access to lower 8 bits.	
0001FC _н	FCR111 [R/W] B,H,W 00100	FCR011 [R/W] B,H,W -0000000	FBYTE211 [R/W] B,H,W 00000000	FBYTE111 [R/W] B,H,W 00000000	MB91F59A/B only	



Address	ļ A	ddress Offset Va	lue / Register Nam	е	Diagk
Address	+0	+1	+2	+3	Block
000200 _н	PWC20 [R/W] H,W		PWC10 [R/W] H,W		
000204 _H	XX XXXXXXXX	PWC0 [R/W] B -00000	XX XXXXXXX PWS20 [R/W] B,H,W -0000000	PWS10 [R/W] B,H,W 000000	_
000208н	PWC21 [R/W] H,W		PWC11 [R/W] H,W	1	
00020С _Н	_	PWC1 [R/W] B -00000	PWS21 [R/W] B,H,W -0000000	PWS11 [R/W] B,H,W 000000	-
000210 _H	PWC22 [R/W] H,W		PWC12 [R/W] H,W]
000214 _H	_	PWC2 [R/W] B -00000	PWS22 [R/W] B,H,W -0000000	PWS12 [R/W] B,H,W 000000	Stepping motor
000218 _H	PWC23 [R/W] H,W		PWC13 [R/W] H,W		controller
00021С _Н	_	PWC3 [R/W] B -00000	PWS23 [R/W] B,H,W -0000000	PWS13 [R/W] B,H,W 000000	_
000220 _H	PWC24 [R/W] H,W		PWC14 [R/W] H,W]
000224 _H	_	PWC4 [R/W] B -00000	PWS24 [R/W] B,H,W -0000000	PWS14 [R/W] B,H,W 000000	
000228н	PWC25 [R/W] H,W		PWC15 [R/W] H,W		_
00022С _Н	_	PWC5 [R/W] B -00000	PWS25 [R/W] B,H,W -0000000	PWS15 [R/W] B,H,W 000000	
000230 _H to 00023C _H	_	_	_	_	Reserved
000240 _H	CPCLR0 [R/W] W	11111111 11111111	1	1	
000244 _H	TCDT0 [R/W] W 00000000 0000000	00 00000000 00000	0000		Free-run timer 0
000248 _н	TCCSH0 [R/W]B, H, W 000	TCCSL0 [R/W]B, H, W -1-00000	_		
00024С _н	CPCLR1 [R/W] W 11111111 11111111	11111111 11111111			
000250 _н	TCDT1 [R/W] W 00000000 0000000	000000000 00000	0000		Free-run timer 1
000254н	TCCSH1 [R/W]B, H, W 000	TCCSL1 [R/W]B, H, W -1-00000	_		
000258 _н	_	_	_	_	Reserved
00025С _н	GCN10 [R/W] H 00110010 0001000	00	_	GCN20 [R/W] B 0000	PPG0,1,2,3 control
000260 _н	GCN11 [R/W] H 00110010 0001000	00		GCN21 [R/W] B 0000	PPG4,5,6,7 control
000264 _Н	GCN12 [R/W] H 00110010 0001000	00	_	GCN22 [R/W] B 0000	PPG8,9,10,11 control



Address	Address Offset Value / Register Name Block					
Address	+0	+1	+2	+3	DIOCK	
000268 _Н	_	_	_	PPGDIV [R/W] B 00		
00026С _н	PTMR0 [R] H,W 11111111 11111111		PCSR0 [W] H,V XXXXXXXX XX		PPG0	
000270 _H	PDUT0 [W] H,W XXXXXXXX XXXX	XXXX	PCN0 [R/W] B, 0000000- 00000			
000274 _Н	PTMR1 [R] H,W 11111111 11111111		PCSR1 [W] H, \	N		
000278 _Н	PDUT1 [W] H,W XXXXXXXX XXXX	XXXX	PCN1 [R/W] B, 0000000-00000	H,W	-PPG1	
00027С _н	PTMR2 [R] H,W 11111111 1111111		PCSR2 [W] H,V XXXXXXXX XX	V		
000280 _н	PDUT2 [W] H,W XXXXXXXX XXXX	XXXX	PCN2 [R/W] B, 0000000-00000	H,W	-PPG2	
000284 _н	PTMR3 [R] H,W 11111111 11111111		PCSR3 [W] H,V XXXXXXXX XX	V		
000288н	PDUT3 [W] H,W XXXXXXXX XXXX	XXXX	PCN3 [R/W] B, 0000000-00000	H,W	-PPG3	
00028Сн	PTMR4 [R] H,W 11111111 11111111		PCSR4 [W] H,V XXXXXXXX XX	V	DDC 4	
000290н	PDUT4 [W] H,W XXXXXXXX XXXX	XXXX	PCN4 [R/W] B, 0000000- 00000		PPG4	
000294н	PTMR5 [R] H,W 11111111 11111111		PCSR5 [W] H,V XXXXXXXX XX		-PPG5	
000298н	PDUT5 [W] H,W XXXXXXXX XXXXXXXX		PCN5 [R/W] B, 0000000- 00000		11 03	
00029Сн	PTMR6 [R] H,W 11111111 11111111		PCSR6 [W] H,V XXXXXXXX XX		-PPG6	
0002A0 _н	PDUT6 [W] H,W XXXXXXXX XXXX	XXXX	PCN6 [R/W] B, 0000000- 00000		-PPG0	
0002A4 _Н	PTMR7 [R] H,W 11111111 11111111		PCSR7 [W] H,V XXXXXXXX XX		PD07	
0002A8 _н	PDUT7 [W] H,W XXXXXXXX XXXX	XXXX	PCN7 [R/W] B, 0000000-00000		-PPG7	
0002AС _н	PTMR8 [R] H,W 11111111 11111111		PCSR8 [W] H,V XXXXXXXX XX		-PPG8	
0002B0 _Н	PDUT8 [W] H,W XXXXXXXX XXXX	XXXX	PCN8 [R/W] B, 0000000-00000		FFGo	
0002В4 _Н	PTMR9 [R] H,W 11111111 11111111		PCSR9 [W] H,V XXXXXXXX XX		-PPG9	
0002В8 _Н	PDUT9 [W] H,W XXXXXXXX XXXX	XXXX	PCN9 [R/W] B, 0000000- 00000	,	11 09	
0002BC _н	PTMR10 [R] H,W 11111111 11111111		PCSR10 [W] H, XXXXXXXX XX		-PPG10	
0002C0 _н	PDUT10 [W] H,W XXXXXXXX XXXX	XXXX	PCN10 [R/W] B 0000000- 00000		11 010	
0002С4 _Н	IPCP0 [R] W XXXXXXXX XXXX	XXXX XXXXXX	XX XXXXXXXX			
0002С8н	IPCP1 [R] W XXXXXXXX XXXX	xxxx xxxxxx	XX XXXXXXXX		Input Capture 0,1	
0002СС _н	ICFS01 [R/W] B, H, W 00		LSYNS0 [R/W] H, W 000000	B, ICS01 [R/W] B, H, W 00000000		



Address	<i>I</i>	ie	Block		
Address	+0	+1	+2	+3	DIOCK
0002D0 _Н	IPCP2 [R] W XXXXXXXX XXXX				
0002D4 _H	IPCP3 [R] W XXXXXXXX XXXX	XXXX XXXXXXX	XXXXXXX		Input Capture 2,3
0002D8 _H	ICFS23 [R/W] B, H, W 00	_	_	ICS23 [R/W] B, H, W 00000000	
0002DC _н	IPCP4 [R] W XXXXXXXX XXXX	xxxx xxxxxxx	XXXXXXX		
0002E0 _н	IPCP5 [R] W XXXXXXXX XXXX	xxxx xxxxxxx	XXXXXXX		Input Capture 4,5
0002E4 _Н	ICFS45 [R/W] B, H, W 00	_	_	ICS45 [R/W] B, H, W 00000000	
0002E8 _Н	OCCP0 [R/W] W 00000000 0000000	00 00000000 00000	0000	•	
0002ЕСн	OCCP1 [R/W] W 00000000 0000000	00 00000000 00000	0000		Output compare 0,1
0002F0 _н	OCFS01 [R/W] B, H, W 11	_	OCSH01[R/W] B, H, W 000	OCSL01[R/W] B, H, W 000000	
0002F4 _Н	OCCP2 [R/W] W 00000000 0000000	00 00000000 00000	0000		
0002F8 _Н	OCCP3 [R/W] W 00000000 0000000	00 00000000 00000	0000		Output compare 2,3
0002FC _н	OCFS23 [R/W] B, H, W 11	_	OCSH23[R/W] B, H, W 000	OCSL23[R/W] B, H, W 000000	
000300 _Н to 00030С _Н	_	_	_		Reserved



A al almana		Dlask						
Address	+0	+1	+2	+3	Block			
000310 _Н	_	_	MPUCR [R/W] H 000000-00100					
000314 _H	_	_						
000318 _Н	_							
00031С _н	_	_	_					
000320н	DPVAR [R] W XXXXXXXX XXXX	XXXX XXXXX	xx xxxxxxxx					
000324 _Н	_	_	DPVSR [R/W] H 000000					
000328н	DEAR [R] W XXXXXXXX XXXX	XXXX XXXXX	xx xxxxxxxx					
00032С _н	_	_	DESR [R/W] H 000000		MPUTO			
000330н	PABR0 [R/W] W XXXXXXXX XXXX	XXXX XXXXX	XX XXXX0000		MPU [S] (Only the CPU can access this area)			
000334 _н	_	_	PACR0 [R/W] H 000000-0 000000		access tills area)			
000338н	PABR1 [R/W] W XXXXXXXX XXXX	XXXX XXXXX	'					
00033С _н	_	_	PACR1 [R/W] H 000000-0 000000					
000340 _н	PABR2 [R/W] W XXXXXXXX XXXX	XXXX XXXXX	'					
000344 _н	_	_	PACR2 [R/W] H 000000-0 000000					
000348 _н	PABR3 [R/W] W XXXXXXXX XXXX	XXXX XXXXX	'					
00034С _н	_	_	PACR3 [R/W] H 000000-0 000000					
000350 _Н	PABR4 [R/W] W XXXXXXXX XXXX	XXXX XXXXX	XX XXXX0000					
000354 _Н	_	_	PACR4 [R/W] H 000000-0 000000					
000358 _Н	PABR5 [R/W] W XXXXXXXX XXXX	XXXX XXXXX	XX XXXX0000					
00035С _н	_	_	PACR5 [R/W] H 000000-0 000000		MPU [S]			
000360н	PABR6 [R/W] W XXXXXXXX XXXX	(Only the CPU can access this area)						
000364н	_	_	PACR6 [R/W] H 000000-0 000000					
000368н	PABR7 [R/W] W XXXXXXXX XXXX							
00036Сн	_	_	PACR7 [R/W] H 000000-0 000000		_			



Address		Block			
Address	+0	+1	+2	+3	BIOCK
000370 _н	PABR8 [R/W] W XXXXXXXX XXX				
000374 _Н	_	_	PACR8 [R/W] H 000000-0 000000	0	
000378 _Н	PABR9[R/W] W XXXXXXXX XXX	XXXXX XXXXX	XXX XXXX0000		
00037С _н	_	_	PACR9 [R/W] H 000000-0 000000	0	
000380 _Н	PABR10 [R/W] W	XXXXX XXXXX	XXX XXXX0000		
000384 _Н	_	_	PACR10 [R/W] H 000000-0 000000	0	
000388н	PABR11 [R/W] ,W XXXXXXXX XXX		XXX XXXX0000		MPU [S]
00038Сн	_	_	PACR11 [R/W] H 000000-0 000000	(Only product mounting MPU 12ch or 16ch)	
000390н	PABR12 [R/W] W	(Only the CPU can access this area)			
000394н	_	_	PACR12 [R/W] H 000000-0 000000	0	
000398н	PABR13 [R/W] W		(XX XXXX0000		
00039Сн	_	_	PACR13 [R/W] H 000000-0 000000	0	
0003А0н	PABR14 [R/W]W XXXXXXXX XXX	XXXXX XXXXX	XXX XXXX0000		
0003A4 _н	_	_	PACR14 [R/W] H 000000-0 000000	0	
0003A8 _Н	PABR15 [R/W] W				
0003AС _н	_	_	PACR15 [R/W] H 000000-0 000000	0	
0003B0 _H to 0003FC _H			_	_	Reserved [S]



Address		Address Offset Value / Register Name			Block
Address	+0	+1	+2	+3	BIOCK
000400н	ICSEL0[R/W] B, H, W 000	ICSEL1[R/W] B, H, W 000	ICSEL2[R/W] B, H, W 0 ^{*1} 00	ICSEL3[R/W] B, H, W 0 ^{*1} 00 ^{*2}	
000404 _н	ICSEL4[R/W] B, H, W 0	ICSEL5[R/W] B, H, W 0	ICSEL6[R/W] B, H, W 000	ICSEL7[R/W] B, H, W 000	
000408 _н	ICSEL8[R/W] B, H, W 00	ICSEL9[R/W] B, H, W 00 ⁻¹ 000 ^{*2}	ICSEL10[R/W] B, H, W 00 ^{*1} 000*2	ICSEL11[R/W] B, H, W 00	Generation and clear of DMA transfer
00040Сн	ICSEL12[R/W] B, H, W 00	ICSEL13[R/W] B, H, W 0	ICSEL14[R/W] B, H, W 0	ICSEL15[R/W] B, H, W ^{*1} 0 ^{*2}	request *1:MB91F591/2/4/6/7/9 *2:MB91F59A/B
000410 _H	ICSEL16[R/W] B, H, W ^{*1} 0 ^{*2}	ICSEL17[R/W] B, H, W ^{*1} 0 ^{*2}	ICSEL18[R/W] B, H, W ^{*1} 0 ^{*2}	ICSEL19[R/W] B, H, W 000	
000414 _H	ICSEL20[R/W] B, H, W 000	ICSEL21[R/W] B, H, W 00	ICSEL22[R/W] B, H, W 00	_	
000418 _H	IRPR0H[R] B, H, W 00 ^{*1} 0000 ^{*2}	IRPR0L[R] B, H, W 00 ^{*1} 0000 ^{*2}	IRPR1H[R] B, H, W 00	IRPR1L[R] B, H, W 00	
00041С _н	IRPR2H[R] B, H, W 00	IRPR2L[R] B, H, W 00	IRPR3H[R] B, H, W 000000	IRPR3L[R] B, H, W 000000	
000420 _н	IRPR4H[R] B, H, W 0000 ^{*1} 00000 ^{*2}	IRPR4L[R] B, H, W 0000 ^{*1} 000000 ^{*2}	IRPR5H[R] B, H, W 0000 ^{*1} 00000 ^{*2}	IRPR5L[R] B, H, W 0 ^{*1} 000 ^{*2}	Interrupt request batch read register *1:MB91F591/2/4/6/7/9 -*2:MB91F59A/B
000424 _H	IRPR6H[R] B, H, W 000 ^{*1} 00000 ^{*2}	IRPR6L[R] B, H, W 000 ^{*1} 0000 ^{*2}	IRPR7H[R] B, H, W -00 ^{*1} -0000 ^{*2}	IRPR7L[R] B, H, W 0- ^{*1} 00 ^{*2}	Z.IVID9 TF39A/D
000428 _H	IRPR8H[R] B, H, W 00 ^{*1} 0000 ^{*2}	IRPR8L[R] B, H, W 00 ¹ 0000 ^{*2}	IRPR9H[R] B, H, W 00	IRPR9L[R] B, H, W 00	
00042С _н	IRPR10H[R] B, H, W 00	IRPR10L[R] B, H, W 00	IRPR11H[R] B, H, W 00	IRPR11L[R] B, H, W 00	Interrupt request batch read register MB91F59A/B only
000430 _Н	IRPR12H[R] B, H, W 00	IRPR12L[R] B, H, W 00	IRPR13H[R] B, H, W 000 ^{*1} 00000 ^{*2}	IRPR13L[R] B, H, W 00000 ^{*1} 0000000- ^{*2}	Interrupt request batch read register *1:MB91F591/2/4/6/7/9 *2:MB91F59A/B
000434 _Н	IRPR14H[R] B, H, W 00000000	IRPR14L[R] B, H, W 00000000	IRPR15H[R] B, H, W 000 ^{*1} 0000 ^{*2}	_	
000438 _н , 00043С _н	_	_	_	_	Reserved



Address		Address Offset V	Block		
Address	+0	+1	+2	+3	Block
000440 _н	ICR00 [R/W] B, H, W 11111	ICR01 [R/W] B, H, W 11111	ICR02 [R/W] B, H, W 11111	ICR03 [R/W] B, H, W 11111	
000444 _н	ICR04 [R/W] B, H, W 11111	ICR05 [R/W] B, H, W 11111	ICR06 [R/W] B, H, W 11111	ICR07 [R/W] B, H, W 11111	
000448 _н	ICR08 [R/W] B, H, W 11111	ICR09 [R/W] B, H, W 11111	ICR10 [R/W] B, H, W 11111	ICR11 [R/W] B, H, W 11111	
00044С _н	ICR12 [R/W] B, H, W 11111	ICR13 [R/W] B, H, W 11111	ICR14 [R/W] B, H, W 11111	ICR15 [R/W] B, H, W 11111	
000450 _н	ICR16 [R/W] B, H, W 11111	ICR17 [R/W] B, H, W 11111	ICR18 [R/W] B, H, W 11111	ICR19 [R/W] B, H, W 11111	
000454 _н	ICR20 [R/W] B, H, W 11111	ICR21 [R/W] B, H, W 11111	ICR22 [R/W] B, H, W 11111	ICR23 [R/W] B, H, W 11111	laterania esperalles [O]
000458 _н	ICR24 [R/W] B, H, W 11111	ICR25 [R/W] B, H, W 11111	ICR26 [R/W] B, H, W 11111	ICR27 [R/W] B, H, W 11111	Interrupt controller [S]
00045Сн	ICR28 [R/W] B, H, W 11111	ICR29 [R/W] B, H, W 11111	ICR30 [R/W] B, H, W 11111	ICR31 [R/W] B, H, W 11111	
000460 _н	ICR32 [R/W] B, H, W 11111	ICR33 [R/W] B, H, W 11111	ICR34 [R/W] B, H, W 11111	ICR35 [R/W] B, H, W 11111	
000464 _н	ICR36 [R/W] B, H, W 11111	ICR37 [R/W] B, H, W 11111	ICR38 [R/W] B, H, W 11111	ICR39 [R/W] B, H, W 11111	
000468 _н	ICR40 [R/W] B, H, W 11111	ICR41 [R/W] B, H, W 11111	ICR42 [R/W] B, H, W 11111	ICR43 [R/W] B, H, W 11111	
00046С _н	ICR44 [R/W] B, H, W 11111	ICR45 [R/W] B, H, W 11111	ICR46 [R/W] B, H, W 11111	ICR47 [R/W] B, H, W 11111	
000470 _H to 00047C _H	_	_	_	_	Reserved [S]
000480 _н	RSTRR [R] B, H, W XXXXXX	RSTCR [R/W] B, H, W 1110	STBCR [R/W] B, H, W *3 00011	_	Reset control [S] Power consumption control [S] *3: Writing to STBCR by DMA is disabled
000484 _Н	_	_	_	_	Reserved [S]
000488 _H	DIVR0 [R/W] B, H, W 000	DIVR1 [R/W] B, H, W 0001	DIVR2 [R/W] B, H, W 0011	_	Clock control [S]
00048Сн	_	_	_	_	Reserved [S]



A 11		Address Offset Va	lue / Register Nam	ne	DI. J
Address	+0	+1	+2	+3	Block
000490 _н	IORR0[R/W] B, H, W -0000000	IORR1[R/W] B, H, W -0000000	IORR2[R/W] B, H, W -0000000	IORR3[R/W] B, H, W -0000000	
000494н	IORR4[R/W] B, H, W -0000000	IORR5[R/W] B, H, W -0000000	IORR6[R/W] B, H, W -0000000	IORR7[R/W] B, H, W -0000000	DMA transfer request from a
000498 _н	IORR8[R/W] B, H, W -0000000	IORR9[R/W] B, H, W -0000000	IORR10[R/W] B, H, W -0000000	IORR11[R/W] B, H, W -0000000	peripheral [S]
00049Сн	IORR12[R/W] B, H, W -0000000	IORR13[R/W] B, H, W -0000000	IORR14[R/W] B, H, W -0000000	IORR15[R/W] B, H, W -0000000	
0004A0 _н	_	_	_	_	Reserved
0004А4 _н	CANPRE [R/W] B,H,W 0000	_	_	_	CAN prescaler
0004А8н		11111111 11111111			
0004AС _н		00 00000000 00000	0000		Free-run timer 6 MB91F59A/B only
0004В0н	TCCSH6 [R/W] B, H, W 000	TCCSL6 [R/W] B, H, W -1-00000	_		,
0004В4 _Н	_	_	_	_	Reserved
0004В8 _Н	CUCR0 [R/W] B,H 000	•	CUTD0 [R/W] B,H 10000000 000000		
0004BC _н	CUTR0 [R] B,H,W	0000000 00000000)		RTC/WDT1
0004C0 _н	_	_	_	_	calibration (Calibration)
0004С4н	CUCR1 [R/W] B,H	· 	CUTD1[R/W] B,H, 11000011 010100		
0004С8н		0000000 00000000)		
0004ССн	CRTR [R/W] B,H,W 01111111	_	_	_	RC trimming setting register
0004D0 _Н	CPCLR7 [R/W] W 11111111 11111111	11111111 11111111			
0004D4 _Н	TCDT7 [R/W] W 00000000 000000	00 00000000 00000	0000		Free-run timer 7 MB91F59A/B only
0004D8 _н	TCCSH7 [R/W] B, H, W 000	TCCSL7 [R/W] B, H, W -1-00000	_		
0004DC _н	_	_	_	_	Reserved
0004Е0н	SCR8 [R/W] B,H,W 000000	SMR8 [R/W] B,H,W 000-0000	SSR8 [R/W] B,H,W 0-000011	ESCR8 [R/W] B,H,W -0000000	Multi-function serial 8
0004E4 _H	RDR8/(TDR8)[R/W] B,H,W 1 BGR8 [R/W] H,W 00000000 00000000				*1: Byte access is possible
0004Е8н	_			_	only for access to lower 8 bits.
0004EС _н	FCR18 [R/W] B,H,W 00100	FCR08 [R/W] B,H,W -0000000	FBYTE28 [R/W] B,H,W 00000000	FBYTE18 [R/W] B,H,W 00000000	MB91F59A/B only



Address		Block			
Address	+0	+1	+2	+3	BIOCK
0004F0 _н	SCR9 [R/W] B,H,W	SMR9 [R/W] B,H,W	SSR9 [R/W] B,H,W	ESCR9 [R/W] B,H,W	
0004F4 _Н	000000 RDR9/(TDR9)[R/\	000-0000 V] B,H,W ^{*1}	0-000011 BGR9 [R/W] H,W	-0000000	Multi-function serial 9
	0 00000000	-	00000000 0000000	100	*1: Byte access is possible only for access to lower 8 bits.
0004F8 _H 0004FС _Н	— FCR19 [R/W] B,H,W	FCR09 [R/W] B,H,W	FBYTE29 [R/W] B,H,W	FBYTE19 [R/W] B,H,W	MB91F59A/B only
000500	00100	-0000000	00000000	00000000	
000500 _Н to 00050С _Н	_		_	_	Reserved
000510 _н	CSELR [R/W] B,H,W 00100	CMONR [R] B,H,W 00100	MTMCR [R/W] B,H,W 00001111	STMCR [R/W] B,H,W 0000-111	Clock control [S]
000514 _н	PLLCR [R/W] B,H 11110000	,W	CSTBR [R/W] B,H,W -0000000	PTMCR [R/W] B,H,W 00	Clock control [O]
000518 _Н	_	_	CPUAR [R/W] B,H,W 0XXX	_	Reset [S]
00051С _н	_	_	_	_	Reserved [S]
000520 _н	CCPSSELR [R/W] B,H,W 0	_	_	CCPSDIVR [R/W] B,H,W -000-000	
000524 _Н	_	CCPLLFBR [R/W] B,H,W -0000000	CCSSFBR0 [R/W] B,H,W 000000	CCSSFBR1 [R/W] B,H,W 00000	-Clock control 2
000528 _н	_	CCSSCCR0 [R/W] B,H,W 0000	CCSSCCR1 [R/W] H,W 000		
00052С _н	_	CCCGRCR0 [R/W] B,H,W 0000	CCCGRCR1 [R/W] B,H,W 00000000	CCCGRCR2 [R/W] B,H,W 00000000	
000530 _н	CCRTSELR [R/W] B,H,W 00	_	CCPMUCR0 [R/W] B,H,W 000	CCPMUCR1 [R/W] B,H,W 000000	Clock control 2
000534н	_	_		_	
000538 _Н	_	_	_	_	
00053Сн				_	
000540 _Н to 00054С _Н	_	_	_	_	Reserved
000540 _Н	EIRR0 [R/W] B,H,W XXXXXXXX	ENIR0 [R/W] B,H,W 00000000	ELVR0 [R/W] B,H,W 00000000 000000	000	External interrupt (INT0 to INT7)
000554 _н	EIRR1 [R/W] B,H,W XXXXXXXX	ENIR1 [R/W] B,H,W 00000000	ELVR1 [R/W] B,H,W 00000000 000000	000	External interrupt (INT8 to INT15)
000558 _Н	_	_	_	_	Reserved



Address		Address Offset V	Block		
Addiess	+0	+1	+2	+3	Block
00055Сн	_	_	WTDR[R/W] H 00000000 00000		
000560 _н	_	WTCRH [R/W] B 00	WTCRM [R/W] B,H 00000000	WTCRL [R/W] B,H 00-0	
000564 _Н	_	WTBRH [R/W] B XXXXX	WTBRM [R/W] B XXXXXXXX	WTBRL [R/W] B XXXXXXXX	Real-time clock
000568 _н	WTHR [R/W] B,H 00000	WTMR [R/W] B,H 000000	WTSR [R/W] B 000000	_	
00056С _н	_	CSVCR [R/W] B -001110- -001010-*4	_	_	*4: An initial value is different by part number. For details, see the CSVCR register in chapter "Clock Supervisor"
000570 _Н to 00057С _Н	_	_	_	_	Reserved
000580 _н	REGSEL [R/W] B,H,W 0110011-	_	_	_	Regulator control
000584н	LVD5R [R/W] B,H,W 1	LVD5F [R/W] B,H,W 0-1001	LVD [R/W] B,H,W 010000	_	Low power detection
000588 _н	GLVD5R[R/W] B,H,W 0-01-0-X	GLVD5F[R/W] B,H,W 0-0100-X	GLVD[R/W] B,H,W 010000-X	_	Low-power detection
00058С _н	_	_	_	_	Reserved
000590 _н	PMUSTR [R/W] B,H,W 01X	PMUCTLR [R/W] B,H,W 0-00	PWRTMCTL [R/W] B,H,W 011	_	
000594 _н	PMUINTF0 [R/W] B,H,W 00000000	PMUINTF1 [R/W] B,H,W 00000000	PMUINTF2 [R/W] B,H,W 0000	_	PMU
000598н	GSTR[R] B,H,W 0	GCTLR[R/W] B,H,W 0000-111	_	_	
00059С _н	_	_	_	_	
0005A0 _H	_	_	_	_	Reserved
0005FC _H 000600 _H to	_	_	_	_	Reserved[S]
00060C _H 000610 _H to 00063C _H	_	_	_	_	Reserved[S]
000640 _Н to 00064С _Н	_	_	_	_	Reserved[S]
000650 _Н to 00067С _Н	_	_	_	_	Reserved[S]



A al al		Address Offset Va	lue / Register Nan	ne	DI I-
Address	+0	+1	+2	+3	Block
000680 _H					
to	_				Reserved[S]
00068С _н					
000690 _H					
to	_	_	_	_	Reserved[S]
0006BC _н					
0006C0 _Н					
to	_			_	Reserved[S]
0006CC _H					
0006D0 _H					
to	_	_	_	_	Reserved
0006F0 _н					
0006F4 _н	_	_	_	_	Reserved
0006F8 _Н				1	
to	_				Reserved
00070С _н					110001100
000.0011	BPCCRA[R/W]	BPCCRB[R/W]	BPCCRC[R/W]		
000710 _н	В	B	B		
0007 TOH	00000000	00000000	00000000		
	BPCTRA[R/W] W				
000714 _H	00000000 000000	Bus performance counter			
	BPCTRB[R/W] W				Bus performance counter
000718 _H	00000000 000000	00 00000000 00000	0000		
	BPCTRC[R/W] W				†
00071С _н	00000000 000000	00 00000000 0000	0000		
000720 _H					
to	_	_	_	_	Reserved
0007F8 _H					
	BMODR[R]				
0007FC _н	B, H, W	_	_	_	Operation mode
	XXXXXXX				
000800 _H					
to	_	_	_	_	Reserved [S]
00083C _н					
000040	FCTLR[R/W] H	•		FSTR[R/W] B	Flash memory
000840н	-01000 00				register [S]
000844 _H					
to	_	_	_	_	Reserved [S]
000854 _н					
000050			WREN[R/W] H		Wild register [C]
000858 _н			000000000000000000000000000000000000000	000	Wild register [S]
00085Сн					
to	_	_	_	_	Reserved [S]
00087С _н					



A al al u a a a	A	Disak			
Address	+0	+1	+2	+3	Block
000880н	WRAR00[R/W] W				
000884н	WRDR00[R/W] W XXXXXXXX XXXX				
000888 _н	WRAR01[R/W] W	XXXXXXX XXXX	X		
00088Сн	WRDR01[R/W] W XXXXXXXX XXXX	Wild register [S]			
000890н	WRAR02[R/W] W				
000894н	WRDR02[R/W] W XXXXXXXX XXXX	xxxx xxxxxxx	xxxxxxx		
000898н	WRAR03[R/W] W				
00089Сн	WRDR03[R/W] W XXXXXXXX XXXX				
0008А0н	WRAR04[R/W] W				



		Address Offset	t Value / Register	Name	
Address	+0	+1	+2	+3	Block
0008А4 _Н	WRDR04[R/W] W		•	•	
0000/116	XXXXXXXX XXXX		XXX XXXXXXXX		
0008А8 _н	WRAR05[R/W] W XXXXXX		XXXX		
0008АС _н	WRDR05[R/W] W		xxx xxxxxxxx		
0008B0 _H	WRAR06[R/W] W 		XXXX		
0008В4 _Н	WRDR06[R/W] W		xxx xxxxxxxx		
0008B8 _H	WRAR07[R/W] W 		XXXX		
0008BC _н	WRDR07[R/W] W		xxx xxxxxxxx		
0008С0 _Н	WRAR08[R/W] W 		XXXX		
0008С4 _н	WRDR08[R/W] W		xxx xxxxxxxx		
0008С8н	WRAR09[R/W] W		XXXX		
0008ССн	WRDR09[R/W] W		XXX XXXXXXXX		
0008D0 _H	WRAR10[R/W] W		XXXX		Wild register [S]
0008D4 _Н	WRDR10[R/W] W				
0008D8 _H	WRAR11[R/W] W	xxxxxxx xx	XXXX		
0008DC _н	WRDR11[R/W] W				
0008E0 _н	WRAR12[R/W] W		XXXX		
0008Е4 _Н	WRDR12[R/W] W	,			
0008E8 _н	WRAR13[R/W] W 				
0008EС _н	WRDR13[R/W] W	,			
0008F0 _н	WRAR14[R/W] W				
0008F4 _Н	WRDR14[R/W] W	,			
0008F8 _Н	WRAR15[R/W] W				
0008FC _н	WRDR15[R/W] W	1			
000900н					
to 000BF8 _H	_	_	_	_	Reserved
000BFC _H	_	_	UER [W] B,H		OCDU



Address		Address Offset Va	Black		
Address	+0	Block			
000С00 _н	DCCR0[R/W] W 00000000 (00000000 0-000000	0		
000C04 _H	DCSR0[R/W] H 0000				
000C08 _H	DSAR0[R/W] W XXXXXXXX XXX	(XXXX XXXXXXX	(XXXXXXX		
000C0C _H	DDAR0[R/W] W XXXXXXXX XXX	(XXXX XXXXXXX	(XXXXXXXX		
000С10 _Н	DCCR1[R/W] W 00000000 (00000000 0-00000	0		
000C14 _H	DCSR1[R/W] H 0		DTCR1[R/W] H 00000000 000000	000	
000С18 _Н	DSAR1[R/W] W XXXXXXXX XXX	(XXXX XXXXXXX	(XXXXXXX		
000С1С _н	DDAR1[R/W] W XXXXXXXX XXX				
000С20 _Н	DCCR2[R/W] W 00000000 (-DMA controller [S]			
000С24 _Н	DCSR2[R/W] H				
000С28 _Н	DSAR2[R/W] W XXXXXXXX XXX				
000С2С _н	DDAR2[R/W] W XXXXXXXX XXX	(XXXX XXXXXXX	(XXXXXXX		-
000С30н	DCCR3[R/W] W 00000000 (00000000 0-00000	0		
000С34 _н	DCSR3[R/W] H 0000		DTCR3[R/W] H 00000000 000000	000	
000С38 _Н	DSAR3[R/W] W XXXXXXXX XXX	(XXXX XXXXXXX	(XXXXXXX		
000С3С _н	DDAR3[R/W] W XXXXXXXX XXX				
000С40 _н	DCCR4[R/W] W 00000000 00000000 0-000000				
000С44 _н	DCSR4[R/W] H 0		DTCR4[R/W] H 00000000 000000	000	
000С48 _Н	DSAR4[R/W] W XXXXXXXX XXX	(XXXX XXXXXXX			
000С4С _н	DDAR4[R/W] W XXXXXXXX XXX	(XXXX XXXXXXX			



A -1 -1	Ad	Disele			
Address	+0	+1	+2	+3	Block
000С50 _н	DCCR5[R/W] W 00000000 000				
000С54 _н	DCSR5[R/W] H 0000				
000С58 _Н	DSAR5[R/W] W XXXXXXXX XXXXX				
000С5С _н	DDAR5[R/W] W XXXXXXXX XXXXX	xxx xxxxxxx	X XXXXXXX		
000С60 _н	DCCR6[R/W] W 00000000 000	00000 0-00000	00		
000С64 _н	DCSR6[R/W] H 0000		DTCR6[R/W] H 00000000 00000	000	
000C68 _H	DSAR6[R/W] W XXXXXXXX XXXXX	xxx xxxxxxx	X XXXXXXX		
000С6С _н	DDAR6[R/W] W XXXXXXXX XXXXX	xxx xxxxxxx	X XXXXXXXX		
000С70н	DCCR7[R/W] W 00000000 000	000000 0-00000	00		
000С74 _Н	DCSR7[R/W] H 0 000 DTCR7[R/W] H 00000000 00000000				
000С78 _Н	DSAR7[R/W] W XXXXXXXX XXXXX	xxx xxxxxx	X XXXXXXXX		
000С7С _н	DDAR7[R/W] W XXXXXXXX XXXXXXX XXXXXXXX				DMA controller [S]
000С80 _Н	DCCR8[R/W] W 00000000 000	00000 0-00000	00		
000C84 _H	DCSR8[R/W] H 0000		DTCR8[R/W] H 00000000 00000	000	
000C88 _H	DSAR8[R/W] W XXXXXXXX XXXXX	xxx xxxxxx	X XXXXXXXX		
000C8C _H	DDAR8[R/W] W XXXXXXXX XXXXX	xxx xxxxxx	X XXXXXXXX		
000С90 _Н	DCCR9[R/W] W 00000000 000	000000 0-00000	00		
000С94 _н	DCSR9[R/W] H 0000		DTCR9[R/W] H 00000000 00000	000	
000С98 _Н	DSAR9[R/W] W XXXXXXXX XXXXX				
000С9С _н	DDAR9[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX				
000CA0 _H	DCCR10[R/W] W 000000-00 00000000 0-000000				
000CA4 _H	DCSR10[R/W] H 0000		DTCR10[R/W] H 00000000 00000		
000СА8 _Н	DSAR10[R/W] W XXXXXXXX XXXXX	xxx xxxxxx	X XXXXXXX		



Address		Address Offset Value / Register Name					
	+0	+1	+2	+3	Block		
000САС _н	DDAR10[R/W] W XXXXXXXX XXXX	**** *******	x				
000000	DCCR11[R/W] W	XXXX XXXXXXX					
000CB0 _H	00000000 0						
000СВ4 _Н	DCSR11[R/W] H 0						
000СВ8 _н	DSAR11[R/W] W						
000CBC _H	DDAR11[R/W] W XXXXXXXX XXXX	XXXX XXXXXXX	x xxxxxxx				
000СС0 _н	DCCR12[R/W] W 00000000 0	0000000 0-00000	0				
000СС4 _Н	DCSR12[R/W] H 0000		DTCR12[R/W] H 00000000 000000	000			
000СС8 _н	DSAR12[R/W] W XXXXXXXX XXXX	XXXX XXXXXXX	x xxxxxxx				
000CCC _H	DDAR12[R/W] W XXXXXXXX XXXX	XXXX XXXXXXX	x xxxxxxx				
000CD0 _н	DCCR13[R/W] W 00000000 0	0000000 0-00000	0				
000CD4 _Н	DCSR13[R/W] H 0000	DMA controller [S]					
000CD8 _Н	DSAR13[R/W] W XXXXXXXX XXXX						
000CDC _н	DDAR13[R/W] W XXXXXXXX XXXX	XXXX XXXXXXX	x xxxxxxxx				
000CE0 _H	DCCR14[R/W] W 00000000 0	0000000 0-00000	0				
000CE4 _H	DCSR14[R/W] H 0000		DTCR14[R/W] H 00000000 000000	000			
000CE8 _H	DSAR14[R/W] W XXXXXXXX XXXX	XXXX XXXXXXX	x xxxxxxxx				
000CEC _H	DDAR14[R/W] W XXXXXXXX XXXX	XXXX XXXXXXX	x xxxxxxxx				
000CF0 _н	DCCR15[R/W] W 00000000 0	0000000 0-00000	0				
000CF4 _н	DCSR15[R/W] H 0000		DTCR15[R/W] H 00000000 000000	000			
000CF8 _н	DSAR15[R/W] W XXXXXXXX XXXX	XXXX XXXXXXX	x xxxxxxx				
000CFC _H	DDAR15[R/W] W XXXXXXXX XXXX						
000D00н					D 1703		
to 000DF0 _н					Reserved [S]		
000DF4 _H	_	_	DNMIR[R/W] B 00	DILVR[R/W] B 11111			
000DF8 _H	DMACR[R/W] W	DMA controller [S]					
000DFC _н		_	_	_	Reserved [S]		



A al al 112 a a a		Block			
Address	+0	+1	/alue / Register Na +2	+3	Block
000E00 _н	DDR00[R/W] B,H,W 00000000	DDR01[R/W] B,H,W 00000000	DDR02[R/W] B,H,W 00000000	DDR03[R/W] B,H,W 00000000	
000E04 _Н	DDR04[R/W] B,H,W 00000000	DDR05[R/W] B,H,W 00000000	DDR06[R/W] B,H,W 00000000	DDR07[R/W] B,H,W 00000000	
000E08 _н	DDR08[R/W] B,H,W 00000000	DDR09[R/W] B,H,W 00000000	DDR10[R/W] B,H,W 00000000	DDR11[R/W] B,H,W 00000000	Data direction
000E0С _н	DDR12[R/W] B,H,W 00000000	DDR13[R/W] B,H,W 00-00000	_	_	register
000E10 _н	DDRA[R/W] B,H,W 000000	DDRB[R/W] B,H,W 000000	DDRC[R/W] B,H,W 000000	DDRD[R/W] B,H,W 000000	
000E14 _H	DDRE[R/W] B,H,W 000000	DDRF[R/W] B,H,W 000000	DDRG[R/W] B,H,W 00000000	DDRH[R/W] B,H,W 0	
000E18 _H to 000E1C _H	_	_	_	_	Reserved
000E20 _н	PFR00[R/W] B,H,W 00000000	PFR01[R/W] B,H,W 00000000	PFR02[R/W] B,H,W 00000000	PFR03[R/W] B,H,W 00000000	
000E24 _Н	PFR04[R/W] B,H,W 00000000	PFR05[R/W] B,H,W -0000000	PFR06[R/W] B,H,W 00000000	PFR07[R/W] B,H,W 00000000	
000E28 _Н	PFR08[R/W] B,H,W 00000000	PFR09[R/W] B,H,W 0-000000	PFR10[R/W] B,H,W 00000000	PFR11[R/W] B,H,W 00000000	Dort function register
000E2C _н	PFR12[R/W] B,H,W 0-000000	PFR13[R/W] B,H,W 00000	_	_	Port function register
000E30 _Н	PFRA[R/W] B,H,W	PFRB[R/W] B,H,W 	PFRC[R/W] B,H,W 	PFRD[R/W] B,H,W 000000	
000Е34 _Н	PFRE[R/W] B,H,W 000000	PFRF[R/W] B,H,W 000000	PFRG[R/W] B,H,W 00000	PFRH[R/W] B,H,W 	
000E38 _H to 000E3C _H	_	_	_	_	Reserved



A d drago	l A	Address Offset Val	lue / Register Nam	е	Block
Address	+0	+1	+2	+3	Block
000E40 _н	PDDR00[R] B,H,W XXXXXXXX	PDDR01[R] B,H,W XXXXXXXX	PDDR02[R] B,H,W XXXXXXXX	PDDR03[R] B,H,W XXXXXXXX	
000E44 _н	PDDR04[R] B,H,W XXXXXXXX	PDDR05[R] B,H,W XXXXXXXX	PDDR06[R] B,H,W XXXXXXXX	PDDR07[R] B,H,W XXXXXXXX	Input data direct read register
000E48 _н	PDDR08[R] B,H,W XXXXXXXX	PDDR09[R] B,H,W XXXXXXXX	PDDR10[R] B,H,W XXXXXXXX	PDDR11[R] B,H,W XXXXXXXX	
000E4C _н	PDDR12[R] B,H,W XXXXXXXX	PDDR13[R] B,H,W XX-XXXX	_	_	
000Е50н	PDDRA[R] B,H,W XXXXXX	L 3 / /	PDDRC[R] B,H,W XXXXXX	PDDRD[R] B,H,W XXXXXX	
000E54 _н	PDDRE[R] B,H,W XXXXXX	PDDRF[R] B,H,W XXXXXX	PDDRG[R] B,H,W XXXXXXXX	PDDRH[R] B,H,W X	7
000E58 _Н to 000E5C _Н	_	_	_	_	Reserved



A -l -l		Address Offset V	Disak		
Address	+0	+1	+2	+3	Block
000Е60н	EPFR00[R/W] B,H,W 00000000	EPFR01[R/W] B,H,W 0000 ^{*1} 00000000° ²	EPFR02[R/W] B,H,W 00000	EPFR03[R/W] B,H,W 00000	
000E64 _н	EPFR04[R/W] B,H,W 00000	EPFR05[R/W] B,H,W 00000	EPFR06[R/W] B,H,W 00000	EPFR07[R/W] B,H,W 00000	
000E68 _H	EPFR08[R/W] B,H,W 00000	EPFR09[R/W] B,H,W 00000	EPFR10[R/W] B,H,W -0000000	EPFR11[R/W] B,H,W 000000	
000Е6Сн	EPFR12[R/W] B,H,W 000000	EPFR13[R/W] B,H,W 000000	EPFR14[R/W] B,H,W 000000	EPFR15[R/W] B,H,W -0000000	
000Е70 _Н	EPFR16[R/W] B,H,W 00000000	EPFR17[R/W] B,H,W 00000000	EPFR18[R/W] B,H,W 10000000	EPFR19[R/W] B,H,W 11111111	
000Е74 _Н	EPFR20[R/W] B,H,W -1111111	EPFR21[R/W] B,H,W 00000000	EPFR22[R/W] B,H,W 00000000	EPFR23[R/W] B,H,W 00000000	
000Е78 _Н	EPFR24[R/W] B,H,W 000	EPFR25[R/W] B,H,W 000	EPFR26[R/W] B,H,W 0000	EPFR27[R/W] B,H,W 00000	Extended port function register
000Е7С _н	EPFR28[R/W] B,H,W 00	EPFR29[R/W] B,H,W 00000000	EPFR30[R/W] B,H,W 00000000	EPFR31[R/W] B,H,W 00000000	*1:MB91F591/2/4/6/7/9 *2:MB91F59A/B
000Е80н	EPFR32[R/W] B,H,W 00000000	EPFR33[R/W] B,H,W 00000	EPFR34[R/W] B,H,W 00000	EPFR35[R/W] B,H,W 00000	
000E84 _Н	EPFR36[R/W] B,H,W 00000	EPFR37[R/W] B,H,W 00000000	EPFR38[R/W] B,H,W 00000	EPFR39[R/W] B,H,W 00000000	
000E88 _н	EPFR40[R/W] B,H,W 000000	EPFR41[R/W] B,H,W 000	EPFR42[R/W] B,H,W 00	EPFR43[R/W] B,H,W 00000000	
000E8С _н	EPFR44[R/W] B,H,W 00000000	EPFR45[R/W] B,H,W 00000000	EPFR46[R/W] B,H,W 000000	EPFR47[R/W] B,H,W 0	
000Е90 _н	EPFR48[R/W] B,H,W 00000000	EPFR49[R/W] B,H,W 00000000	EPFR50[R/W] B,H,W 00000000	EPFR51[R/W] B,H,W 00000	
000Е94 _н	EPFR52[R/W] B,H,W 000	EPFR53[R/W] B,H,W 00000	EPFR54[R/W] B,H,W 0000	EPFR55[R/W] B,H,W 01	
000Е98н	EPFR56[R/W] B,H,W 000000	EPFR57[R/W] B,H,W 000000	EPFR58[R/W] B,H,W 0000	_	Extended port function register MB91F59A/B only
000Е9Сн	_	_	_	_	Reserved



A 11		Address Offset Va	alue / Register Na	me	D
Address	+0	+1	+2	+3	Block
000EA0 _Н	PPCR00[R/W] B,H,W 11111111	PPCR01[R/W] B,H,W 11111111	PPCR02[R/W] B,H,W 11111111	PPCR03[R/W] B,H,W 11111111	
000EA4 _Н	PPCR04[R/W] B,H,W 11111111	PPCR05[R/W] B,H,W 11111111	PPCR06[R/W] B,H,W 11111111	PPCR07[R/W] B,H,W 11111111	
000EA8 _н	PPCR08[R/W] B,H,W 11111111	PPCR09[R/W] B,H,W 11111111	PPCR10[R/W] B,H,W 111111111	PPCR11[R/W] B,H,W 11111111	Port pull-up/down control
000EAC _н	PPCR12[R/W] B,H,W 11111111	PPCR13[R/W] B,H,W 11-11111	_	_	register
000EB0 _н	PPCRA[R/W] B,H,W 111111	PPCRB[R/W] B,H,W 111111	PPCRC[R/W] B,H,W 111111	PPCRD[R/W] B,H,W 111111	
000EB4 _Н	PPCRE[R/W] B,H,W 111111	PPCRF[R/W] B,H,W 111111	PPCRG[R/W] B,H,W 11111111	PPCRH[R/W] B,H,W 1	_
000EB8 _H to 000EBC _H	_	_	_	_	Reserved
000ЕС0н	PPER00[R/W] B,H,W 00000000	PPER01[R/W] B,H,W 00000000	PPER02[R/W] B,H,W 00000000	PPER03[R/W] B,H,W 00000000	
000EC4 _Н	PPER04[R/W] B,H,W 00000000	PPER05[R/W] B,H,W 00000000	PPER06[R/W] B,H,W 00000000	PPER07[R/W] B,H,W 00000000	
000EC8 _н	PPER08[R/W] B,H,W 00000000	PPER09[R/W] B,H,W 00000000	PPER10[R/W] B,H,W 00000000	PPER11[R/W] B,H,W 00000000	Port pull-up/down enable
000ECC _н	PPER12[R/W] B,H,W 00000000	PPER13[R/W] B,H,W 00-00000	_	_	register
000ED0 _н	PPERA[R/W] B,H,W 000000	PPERB[R/W] B,H,W 000000	PPERC[R/W] B,H,W 000000	PPERD[R/W] B,H,W 000000	
000ED4 _Н	PPERE[R/W] B,H,W 000000	PPERF[R/W] B,H,W 000000	PPERG[R/W] B,H,W 00000000	PPERH[R/W] B,H,W 0	
000ED8 _H to 000EDC _H	_	_	_		Reserved



Address		Address Offset Va	lue / Register Nan	_	Block
Addiess	+0	+1	+2	+3	Block
000EE0 _H	PILR00[R/W] B,H,W 11111111	PILR01[R/W] B,H,W 11111111	PILR02[R/W] B,H,W 11111111	PILR03[R/W] B,H,W 11111111	
000ЕЕ4н	PILR04[R/W] B,H,W 11111111	PILR05[R/W] B,H,W 11111111	PILR06[R/W] B,H,W 11111111	PILR07[R/W] B,H,W 11111111	
000EE8 _Н	PILR08[R/W] B,H,W 11111111	PILR09[R/W] B,H,W 11111111	PILR10[R/W] B,H,W 11111111	PILR11[R/W] B,H,W 11111111	Port input level selection
000EEC _H	PILR12[R/W] B,H,W 11111111	PILR13[R/W] B,H,W 11-11111	_	_	register
000EF0 _H	PILRA[R/W] B,H,W 111111	PILRB[R/W] B,H,W 111111	PILRC[R/W] B,H,W 111111	PILRD[R/W] B,H,W 111111	
000EF4 _H	PILRE[R/W] B,H,W 111111	PILRF[R/W] B,H,W 111111	PILRG[R/W] B,H,W 11111111	PILRH[R/W] B,H,W 1	
000EF8 _H to 000EFC _H	_	_	_	_	Reserved
000F00 _H	_	_	_	_	
000F04 _H	_	_	EPILR06[R/W] B,H,W 00000000	EPILR07[R/W] B,H,W 00000000	Extended Port input level selection register
000F08н	EPILR08[R/W] B,H,W 00000000	EPILR09[R/W] B,H,W 00000000	EPILR10[R/W] B,H,W 00000000	EPILR11[R/W] B,H,W 00000000	
000F0С _н	EPILR12[R/W] B,H,W 00000000	EPILR13[R/W] B,H,W 00-00000	_	_	
000F10 _H	_	_	_	_	
000F14 _H	_	_	_	_	
000F18 _H to 000F1C _H	_	_	_	_	Reserved
000F20 _H	_	_	_		
000F24 _H	_	_	PODR06[R/W] B,H,W 00000000	PODR07[R/W] B,H,W 00000000	
000F28 _н	PODR08[R/W] B,H,W 00000000	PODR09[R/W] B,H,W 00000000	PODR10[R/W] B,H,W 00000000	PODR11[R/W] B,H,W 00000000	Port output drive register
000F2C _н	PODR12[R/W] B,H,W 00000000	PODR13[R/W] B,H,W 00-00000	_	_	
000F30 _н					
000F34 _H	_	_	_	_	
000F38 _н	EPODR06[R/W] B,H,W 00000000	EPODR07[R/W] B,H,W 00000000	EPODR08[R/W] B,H,W 00000000	_	Extended Port output drive
000F3Сн	EPODRGD [R/W]B,H,W 1010	EPODRGF [R/W]B,H,W 101010	_	_	register



Address		Address Offset Va	lue / Register Nar	ne	Block	
Auuress	+0	+1	+2	+3	ыоск	
000F40 _н	PORTEN [R/W] B,H,W 0	_	_	_	Port input enable register	
000F44 _H to 000F4C _H	_	_	_	_	Reserved	
000F50 _н	_	GPLLCR[R/W] B,H,W 00	PTIMCR[R/W] B,H,W 1111	PEDIVCR[R/W] B,H,W -000-000		
000F54 _н	_	PDIVCR[R/W] B,H,W -0000000	SDIVCR0[R/W] B,H,W 000000	SDIVCR1[R/W] B,H,W 00000		
000F58 _н	_	SSSCR0[R/W] B,H,W 0000	SSSCR1[R/W] H,W 000			
000F5С _н	_	PGRCR0[R/W] B,H,W 0000	PGRCR1[R/W] B,H,W 00000000	PGRCR2[R/W] B,H,W 00000000	GDC control register	
000F60 _н	_	SGRCR0[R/W] B,H,W 0000	SGRCR1[R/W] B,H,W 00000000	SGRCR2[R/W] B,H,W 00000000		
000F64 _н	_	GDCCR[R/W] B,H,W 000001	GDCTRGR [R/W] B,H,W 000000	GDCSWPR [R/W] B,H,W 00101		
000F68 _н						
to 000F6C _H	_			_	Reserved	
000F70 _н	RCRH0[W] H,W XXXXXXXX	RCRL0[W] B,H,W XXXXXXXX	UDCRH0[R] H,W 00000000	UDCRL0[R] B,H,W 00000000	Up/down counter 0 MB91F59A/B only	
000F74 _н	CCR0[R/W] B,H 00000000 -00010	00	_	CSR0[R/W] B 00000000	MB9 1F39A/B Offing	
000F78 _H to 000F7C _H	_	_	_	_	Reserved	
000F80 _н	RCRH1[W] H,W XXXXXXXX	RCRL1[W] B,H,W XXXXXXXX	UDCRH1[R] H,W 00000000	UDCRL1[R] B,H,W 00000000	Up/down counter 1 MB91F59A/B only	
000F84 _н	CCR1[R/W] B,H 00000000 -00010	00	_	CSR1[R/W] B 00000000	IMPAILED OUR	
000F88 _H to 000F9C _H	_		_	_	Reserved	
000FA0 _H	CPCLR2 [R/W] W	,	1			
000FA4 _н	TCDT2 [R/W] W	000 00000000 0000	Free-run timer 2			
000FA8 _н	TCCSH2 [R/W] B, H, W 000	TCCSL2 [R/W] B, H, W -1-00000				



Address	1	Address Offset Val	ue / Register Nam	пе	Block
Address	+0	+1	+2	+3	BIOCK
000FAC _H	CPCLR3 [R/W] W 11111111 11111111	11111111 11111111			
000FB0 _н	TCDT3 [R/W] W 00000000 000000	Free-run timer 3			
000FB4 _н	TCCSH3 [R/W] B, H, W 000	TCCSL3 [R/W] B, H, W -1-00000	_		
000FB8 _н	CPCLR4 [R/W] W 11111111 11111111				
000FBC _н	TCDT4 [R/W] W	00 00000000 00000	0000		Free-run timer 4
000FC0 _н	TCCSH4 [R/W] B, H, W 000	TCCSL4 [R/W] B, H, W -1-00000	_		– MB91F59A/B only
000FC4 _н	CPCLR5 [R/W] W 11111111 11111111	11111111 11111111			
000FC8 _н	TCDT5 [R/W] W 00000000 000000	00 00000000 00000	0000		Free-run timer 5 MB91F59A/B only
000FCC _н	TCCSH5 [R/W] B, H, W 000	TCCSL5 [R/W] B, H, W -1-00000	_		
000FD0 _Н	IPCP6 [R] W XXXXXXXX XXXX	XXXX XXXXXXX	XXXXXXX		
000FD4 _H	·				Input capture 6,7 -*1:MB91F591/2/4/6/7/9
000FD8 _Н	ICFS67 [R/W] B, H, W 00	_	LSYNS1 [R/W] B,H,W 00 ^{*1} 000000 ^{*2}	ICS67 [R/W] B, H, W 00000000	*2:MB91F59A/B
000FDC _H	IPCP8 [R] W XXXXXXXX XXXX	XXXX XXXXXXX	XXXXXXX		Input Capture 8,9 MB91F59A/B only
000FE0 _н	IPCP9 [R] W XXXXXXXX XXXX	XXXX XXXXXXX	XXXXXXX		
000FE4 _н	ICFS89 [R/W] B, H, W 00	_	_	ICS89 [R/W] B, H, W 00000000	INDS IT SSALD GITTY
000FE8 _н	IPCP10 [R] W XXXXXXXX XXXX	XXXX XXXXXXX	XXXXXXX		
000FEC _н	IPCP11 [R] W XXXXXXXX XXXX	XXXX XXXXXXX	XXXXXXX		Input Capture 10,11 MB91F59A/B only
000FF0 _н	ICFS1011 [R/W] B, H, W 00	_	_	ICS1011 [R/W] B, H, W 00000000	,
000FF4 _н	RCRH2[W] H,W XXXXXXXX	RCRL2[W] B,H,W XXXXXXXX	UDCRH2[R] H,W 00000000	UDCRL2[R] B,H,W 00000000	Up/down counter 2
000FF8 _н	CCR2[R/W] B,H				MB91F59A/B only
000FFC _н	_	_	_	_	Reserved
001000 _н	SACR [R/W] B,H,W 0	PICD [R/W] B,H,W 0011	_		Synchronous/asynchronous switching control
001004 _Н to 00103С _Н	_	_	_	_	Reserved



Address		Address Offset V	alue / Register Na		Block
Audiess	+0	+1	+2	+3	BIOCK
001040 _н	_	SGDER0[R/W] B,H,W 00000000	SGCR0[R/W] B -0000-0-0000		
001044 _н	SGAR0[R/W] B,F 00000000 00000		SGFR0[R/W] SGNR0[R/W] B,H,W B,H,W 00000000 00000000		Sound generator 0
001048 _н	SGTCR0[R/W] B,H,W 00000000	SGIDR0[R/W] B,H,W 00000000	SGPCR0[R/W] 00000000 11111		
00104С _н	SGDMAR0[W] B 00000000 00000	H,W 000 00000000 0000	00000		
001050 _H					
to 00105С _н	_	_	_	_	Reserved
001060н	_	SGDER1[R/W] B,H,W 00000000	SGCR1[R/W] B -0000-0-0000		
001064 _н	SGAR1[R/W] B,F 00000000 00000		SGFR1[R/W] B,H,W 00000000	SGNR1[R/W] B,H,W 00000000	Sound generator 1
001068 _н	SGTCR1[R/W] B,H,W 00000000	SGIDR1[R/W] B,H,W 00000000	SGPCR1[R/W] 00000000 11111		
00106Сн	SGDMAR1[W] B 00000000 00000	H,W 000 00000000 0000	00000		
001070 _н					
to 00107С _н	_	_	_		Reserved
001080 _н	_	SGDER2[R/W] B,H,W 00000000	SGCR2[R/W] B -0000-0- 0000		
001084 _н	SGAR2[R/W] B,F 00000000 00000		SGFR2[R/W] B,H,W 00000000	SGNR2[R/W] B,H,W 00000000	Sound generator 2
001088н	SGTCR2[R/W] B,H,W 00000000	SGIDR2[R/W] B,H,W 00000000	SGPCR2[R/W] 00000000 11111		
00108С _н	SGDMAR2[W] B 00000000 00000	H,W 000 00000000 0000	00000		
001090 _н to 00109С _н	_	_	_	_	Reserved
0010A0 _н	_	SGDER3[R/W] B,H,W 00000000	SGCR3[R/W] B -0000-0- 0000		
0010А4н	SGAR3[R/W] B,F 00000000 00000		SGFR3[R/W] B,H,W 00000000	SGNR3[R/W] B,H,W 00000000	Sound generator 3
0010A8 _н	SGTCR3[R/W] B,H,W 00000000	SGIDR3[R/W] B,H,W 00000000	SGPCR3[R/W] 00000000 11111		
0010AC _H	SGDMAR3[W] B 00000000 00000	H,W 000 00000000 0000	00000		
0010В0 _Н to 0010ВС _Н	_	_	_	_	Reserved



Address		Block			
Address	+0	+1	+2	+3	Вюск
0010С0 _н	_	SGDER4[R/W] B,H,W 00000000	SGCR4[R/W] B,H -0000-0- 000000		
0010С4 _н	SGAR4[R/W] B,H, 00000000 000000		SGFR4[R/W] B,H,W 00000000	SGNR4[R/W] B,H,W 00000000	Sound generator 4
0010С8 _н	SGTCR4[R/W] B,H,W 00000000	SGIDR4[R/W] B,H,W 00000000	SGPCR4[R/W] B, 00000000 1111111		
0010СС _н	SGDMAR4[W] B,F 00000000 000000	I,W 00 00000000 00000	0000		
0010D0 _H to 00112C _H	_	_	_	_	Reserved
001130н	_	_	_	CRCCR[R/W] B,H,W -0000000	
001134 _н	CRCINIT[R/W] B,F 1111111 1111111 1				CRC arithmetic
001138 _н	CRCIN[R/W] B,H,\ 00000000 000000	N 00 00000000 00000	0000		operation
00113Сн	CRCR[R] B,H,W 1111111 1111111 1	111111 1111111			
001140 _н to 0013FC _н	_	_	_	_	Reserved
001400 _H to 001FFC _H	_	_	_	_	Reserved (3KB)



	Add	ress Offset V	alue / Register Na	me	5. .
Address	+0	+1	+2	+3	Block
002000 _н	CTRLR0 [R/W] B,H,W		STATR0[R/W] B, 00000000	H,W	
002004 _H	ERRCNT0 [R] B,H,W 00000000 00000000		BTR0[R/W] B,H,\ -0100011 000000		
002008 _H	INTR0 [R] B,H,W 00000000 00000000		TESTR0[R/W] B,	H,W	
00200Сн	BRPER0 [R/W] B,H,W 0000		_		
002010 _н	IF1CREQ0 [R/W] B,H,W 0 00000001		IF1CMSK0 [R/W] B,H,W 00000000		
002014 _н	IF1MSK20 [R/W] B,H,W 11-11111 11111111		IF1MSK10 [R/W] B,H,W 11111111 1111111	1	
002018 _н	IF1ARB20 [R/W] B,H,W 00000000 00000000		IF1ARB10 [R/W] B,H,W 00000000 00000	000	
00201С _н	IF1MCTR0 [R/W] B,H,W 00000000 00000		_		04440
002020 _н	IF1DTA10 [R/W] B,H,W 00000000 00000000		IF1DTA20[R/W] I		CAN0 (64msg)
002024 _Н	IF1DTB10 [R/W] B,H,W 00000000 00000000		IF1DTB20 [R/W] B,H,W 00000000 00000	000	
002028 _н , 00202С _н	Reserved				
002030 _H , 002034 _H	Reserved (IF1 data mi	rror)			
002038 _н , 00203С _н	Reserved				
002040 _н	IF2CREQ0 [R/W] B,H,W 0 0000001		IF2CMSK0 [R/W] B,H,W 00000000		
002044 _н	IF2MSK20 [R/W] B,H,W 11-11111 11111111		IF2MSK10 [R/W] B,H,W 11111111 1111111	1	
002048 _Н	IF2ARB20 [R/W] B,H,W 00000000 00000000		IF2ARB10 [R/W] B,H,W 00000000 00000	000	
00204С _н	IF2MCTR0 [R/W] B,H,W 00000000 00000		_		



	Ad				
Address	+0	+1	lue / Register Na +2	+3	Block
002050 _н	IF2DTA10 [R/W] B,H,W 00000000 00000000		IF2DTA20 [R/W] B,H,W 00000000 00000		
002054н	IF2DTB10 [R/W] B,H,W 00000000 00000000		IF2DTB20 [R/W] B,H,W 00000000 00000	0000	
002058 _H , 00205С _Н	Reserved				
002060 _н , 002064 _н	Reserved (IF2 data r	nirror)			
002068 _Н to 00207С _Н	Reserved				
002080 _н	TREQR20 [R] B,H,W 00000000 00000000		TREQR10 [R] B,H,W 00000000 00000	0000	
002084н	TREQR40 [R] B,H,W 00000000 00000000		TREQR30 [R] B,H,W 00000000 00000	0000	
002088н	_		_		
00208С _н	_		_		
002090 _н	NEWDT20 [R] B,H,W 00000000 00000000		NEWDT10 [R] B,H,W 00000000 00000	0000	_CAN0
002094н	NEWDT40 [R] B,H,W 00000000 00000000		NEWDT30 [R]B,H,W 00000000 00000	0000	(64msg)
002098 _H	_		_		
00209Сн	_		_		
0020A0 _н	INTPND20 [R] B,H,W 00000000 00000000		INTPND10 [R] B,H,W 00000000 00000	0000	
0020A4 _H	INTPND40 [R] B,H,W 00000000 00000000		INTPND30 [R] B,H,W 00000000 00000	0000	
0020A8 _н	_		<u> </u>		
0020АСн	_		_		
0020B0 _Н	MSGVAL20 [R] B,H,W 00000000 00000000		MSGVAL10 [R] B,H,W 00000000 00000	0000	
0020В4 _Н	MSGVAL40 [R] B,H,W 00000000 00000000		MSGVAL30 [R] B,H,W 00000000 00000	0000	
0020В8 _Н	_		_		
0020ВС _н	_		_		
0020С0 _Н to 0020FC _Н	Reserved				



A 11	A	ddress Offset Va	llue / Register Nam	e	DI. I
Address	+0	+1	+2	+3	Block
002100 _н	CTRLR1 [R/W] B,H,W 000-0001		STATR1[R/W] B,H	W	
002104 _Н	ERRCNT1 [R] B,H,W 00000000 0000000	0	BTR1[R/W] B,H,W -0100011 0000000		
002108 _H	INTR1 [R] B,H,W 00000000 0000000	0	TESTR1[R/W] B,H	,W	
00210С _н	BRPER1 [R/W] B,H,W 0000		_		
002110 _н	IF1CREQ1 [R/W] B,H,W 0 00000001		IF1CMSK1 [R/W] B,H,W 00000000		
002114 _н	IF1MSK21 [R/W] B,H,W 11-11111 11111111		IF1MSK11 [R/W] B,H,W 11111111 11111111		
002118 _н	IF1ARB21 [R/W] B,H,W 00000000 0000000	0	IF1ARB11 [R/W] B,H,W 00000000 0000000	00	
00211С _н	IF1MCTR1 [R/W] B,H,W 00000000 00000		_		CAN1 (32msg)
002120 _н	IF1DTA11 [R/W] B,H,W 00000000 0000000	0	IF1DTA21 [R/W] B,H,W 00000000 0000000	00	
002124 _н	IF1DTB11 [R/W] B,H,W 00000000 0000000	0	IF1DTB21 [R/W] B,H,W 00000000 0000000	00	
002128 _Н , 00212С _Н	Reserved				
002130 _н , 002134 _н	Reserved (IF1 data	mirror)			
002138 _н , 00213С _н	Reserved				
002140 _н	IF2CREQ1 [R/W] B,H,W 0 00000001		IF2CMSK1 [R/W] B,H,W 00000000		
002144 _н	IF2MSK21 [R/W] B,H,W 11-11111 11111111		IF2MSK11 [R/W] B,H,W 11111111 11111111		
002148 _Н	IF2ARB21 [R/W] B,H,W 00000000 0000000	0	IF2ARB11 [R/W] B,H,W 00000000 0000000	00	



	Ac	ddress Offset V	alue / Register Nam	1 e	 .
Address	+0	+1	+2	+3	Block
00214С _Н	IF2MCTR1 [R/W] B,H,W 00000000 00000		_		
002150 _н	IF2DTA11 [R/W] B,H,W 00000000 00000000)	IF2DTA21 [R/W] B,H,W 00000000 000000	00	
002154 _Н	IF2DTB11 [R/W] B,H,W 00000000 00000000)	IF2DTB21 [R/W] B,H,W 00000000 000000	00	
002158 _Н , 00215С _Н	Reserved				
002160 _н , 002164 _н	Reserved (IF2 data	mirror)			
002168 _Н to 00217С _Н	Reserved				
002180н	TREQR21 [R] B,H,W 00000000 00000000)	TREQR11 [R] B,H,W 00000000 000000	00	
002184 _Н	_		_		
002188 _H	_		_		CANIA
00218С _н	_		_		─CAN1 —(32msg)
002190н	NEWDT21 [R] B,H,W 00000000 00000000)	NEWDT11 [R] B,H,W 00000000 000000	00	(OZIIIOg)
002194н	_		_		
002198 _H	_		_		
00219Сн	_		_		
0021А0н	INTPND21 [R] B,H,W 00000000 00000000)	INTPND11 [R] B,H,W 00000000 000000	00	
0021A4 _Н	_		_		
0021A8 _Н	_		_		
0021AC _н	_		_		
0021В0н	MSGVAL21 [R] B,H,W 00000000 00000000)	MSGVAL11 [R] B,H,W 00000000 000000	00	
0021В4 _н	_		_		
0021B8 _H	_		_		
0021BC _н	_		_		
0021C0 _H to 0021FC _H	Reserved		-		



Address	+0	+1	lue / Register Nam +2	+3	Block
002200 _н	CTRLR2 [R/W] B,H,W 000-0001		STATR2[R/W] B,H,W 00000000		
002204н	ERRCNT2[R] B,H,'		BTR2[R/W] B,H,W -0100011 0000000	1	
002208н	INTR2[R] B,H,W 00000000 0000000	00	TESTR2[R/W] B,H	,W	
00220Сн	BRPER2 [R/W] B,H,W 0000		_		
002210 _H	IF1CREQ2[R/W] B 0 00000001	,H,W	IF1CMSK2[R/W] B	,H,W	
002214 _Н	IF1MSK22 [R/W] B,H,W 11-11111 11111111		IF1MSK12 [R/W] B,H,W 11111111 11111111		
002218 _н	IF1ARB22 [R/W] B,H,W 00000000 0000000	00	IF1ARB12 [R/W] B,H,W 00000000 00000000		
00221С _н	IF1MCTR2[R/W] B 00000000 00000		_]
002220н	IF1DTA12 [R/W] B,H,W 00000000 00000000		IF1DTA22 [R/W] B,H,W 00000000 00000000		CAN2
002224 _н	IF1DTB12 [R/W] B,H,W 00000000 0000000	00	IF1DTB22 [R/W] B,H,W 00000000 00000000		-(32msg)
002228 н, 00222С _Н	Reserved				
002230 _н , 002234 _н	Reserved (IF1 data	mirror)			
002238 _H , 00223С _Н	Reserved				
002240 _н	IF2CREQ2[R/W] B 0 00000001	,H,W	IF2CMSK2[R/W] B	,H,W	
002244 _Н	IF2MSK22 [R/W] B,H,W 11-11111 11111111		IF2MSK12[R/W] B,H,W 111111111 11111111		
002248 _н	IF2ARB22[R/W] B, 00000000 0000000		IF2ARB12[R/W] B,H,W 00000000 00000000		
00224C _н	IF2MCTR2[R/W] B 00000000 00000		_		
002250 _н	IF2DTA12[R/W] B, 00000000 0000000		IF2DTA22[R/W] B, 00000000 0000000		
002254 _н	IF2DTB12[R/W] B, 000000000 00000000		IF2DTB22[R/W] B, 00000000 0000000		



Address		Address Offset Va	lue / Register Na	ame	Block
Address	+0	+1	+2	+3	Block
002258 _н , 00225С _н	Reserved				
002260 _H , 002264 _H	Reserved (IF2 da	ta mirror)			
002268 _Н to 00227С _Н	Reserved				
002280 _Н	TREQR22[R] B,H		TREQR12[R] B,		
002284 _H	_		_		
002288н	_		_		
00228С _н	_		_		
002290 н	NEWDT22[R] B,H 00000000 000000		NEWDT12[R] B 00000000 0000		CAN2
002294 _H	_		_		(32msg)
002298 _H	_				
00229Сн	_		_		
0022А0н	INTPND22[R] B,F 00000000 000000		INTPND12[R] B 00000000 0000		
0022A4 _н	_		_		
0022А8н	_		_		
0022AС _н	_		_		
0022B0 _Н	MSGVAL22[R] B, 00000000000000000000000000000000000		MSGVAL12[R] B,H,W 00000000 00000000		
0022В4н	_		_		
0022B8 _Н	_		_		
0022BC _н	_		_		
0022C0 _Н					
to 0022FC _H	_	_	_	_	Reserved
002300 _Н	DFCTLR[R/W]B,I	H,W	_	DFSTR [R/W] B,H,W 001	
002304 _н	_	_	_	_	WorkFlash
002308 _Н	FLIFCTLR [R/W] B,H,W 000	_	FLIFFER1 [R/W] B,H,W	FLIFFER2 [R/W] B,H,W	
00230C _H					
to 0023FC _H	_		_	_	Reserved
002400н	SEEARX[R] B,H,		DEEARX[R] B,H		
002404н	EECSRX [R/W] B,H,W 0000	_	EFEARX[R/W] B,H,W 00000000 00000000		XBS RAM ECC control register
002408н		EFECRX[R/W] B,H			
00240С _Н to 0024FС _Н	_	_	_	_	Reserved



		Address Offset Val	ue / Register Nam	e	
Address	+0	+1	+2	+3	Block
002500 _н	SEEARH[R] B,H,W		DEEARH[R] B,H,V 000000 0000000		
002504 _н	EECSRH[R/W] B,H,W 0000	_	EFEARH[R/W]B,H 000000 0000000	AHB RAM ECC control register MB91F59A/B only	
002508н	_	EFECRH[R/W]B,H 0 00000000 0			
00250С _н to 002FFС _н	_		_		Reserved
003000н	SEEARA[R] B,H,W	1	DEEARA[R] B,H,V	I	
003004 _н	EECSRA [R/W] B,H,W 0000		EFEARA[R/W] B,F	l,W	Backup RAM ECC control register
003008 _Н	_	EFECRA[R/W] B,F	•		
00300С _Н to 003FFС _Н	_	_	_	_	Reserved
004000 _Н to 005FFC _Н	Backup RAM				Backup RAM area
006000 _H to 00EFFC _H	_	_	_	_	Reserved
00F000 _H to 00FEFC _H	_	_	_	_	Reserved [S]
00FF00 _н	DSUCR [R/W] B,H	,W	_	_	OCDU [S]
00FF04 _H to 00FF0С _H	_	_	_		Reserved [S]
00FF10 _н	PCSR [R/W] B,H,V XXXXXXXX XXXX		XXXXXXX		OCDU [S]
00FF14 _н	PSSR [R/W] B,H,W XXXXXXXX XXXXXXX XXXXXXXX				10000 [3]
00FF18 _H to 00FFF4 _H		_	_	_	Reserved [S]
00FFF8 _н	EDIR1 [R] B,H,W XXXXXXXX XXXX	XXXX XXXXXXX	XXXXXXX		OCDU [S]
00FFFС _н	EDIR0 [R] B,H,W XXXXXXXX XXXX	xxxx xxxxxxx	xxxxxxx		0000 [0]

[S]:It is a system register. The illegal instruction exception (data access error) is generated in these registers in the user mode when reading and writing to it.



10. Interrupt Vector Table

This list shows the assignments of interrupt factors and interrupt vectors/interrupt control registers.

■Interrupt vector

Interrupt Factor	Inte Nur	rrupt mber	Interrupt	Offset	Default Address for	RN*1
interrupt ractor	Decimal	Hexa- Decimal	Level	Oliset	TBR	IXIV
Reset	0	00	-	3FC _H	000FFFFC _H	-
System reserved	1	01	-	3F8 _H	000FFFF8 _H	-
System reserved	2	02	-	3F4 _H	000FFFF4 _H	-
System reserved	3	03	-	3F0 _H	000FFFF0 _н	-
System reserved	4	04	-	3ЕСн	000FFFEC _H	-
FPU exception	5	05	-	3E8 _H	000FFFE8 _H	-
Exception of instruction access protection violation	6	06	-	3E4 _H	000FFFE4 _H	-
Exception of data access protection violation	7	07	-	3E0 _H	000FFFE0 _H	-
Data access error interrupt	8	08	-	3DC _H	000FFFDC _H	-
INTE instruction	9	09	-	3D8 _H	000FFFD8 _H	-
Instruction break	10	0A	-	3D4 _H	000FFFD4 _H	-
System Reserved	11	0B	-	3D0 _H	000FFFD0 _н	-
System Reserved	12	0C	-	3СС _н	000FFFCC _н	-
System Reserved	13	0D	-	3C8 _H	000FFFC8 _H	-
Exception of invalid instruction	14	0E	-	3C4 _H	000FFFC4 _H	-
NMI request/ XBS RAM double-bit error generation/ AHB RAM double-bit error generation Backup RAM double-bit error generation	15	0F	15 (F _H) Fixed	3C0 _H	000FFFC0 _H	-
External interrupt 0-7	16	10	ICR00	3BC _H	000FFFBC _H	0
External interrupt 8-15	17	11	ICR01	3B8 _H	000FFFB8 _H	1
Reload timer 0/1/7**/8**	18	12	ICR02	3B4 _H	000FFFB4 _H	2
Reload timer 2/3/9*/10**	19	13	ICR03	3В0н	000FFFB0 _H	3
Multi-function serial interface ch.0 (reception completed)/ Multi-function serial interface ch.0(status)	20	14	ICR04	ЗАСн	000FFFAC _н	4*2
Multi-function serial interface ch.0 (transmission completed)	21	15	ICR05	3A8 _H	000FFFA8 _н	5
Multi-function serial interface ch.1 (reception completed)/ Multi-function serial interface ch.1(status)	22	16	ICR06	3А4н	000FFFA4 _H	6* ²
Multi-function serial interface ch.1 (transmission completed)	23	17	ICR07	3А0н	000FFFA0 _н	7
LIN-UART2(reception completed)	24	18	ICR08	39C _H	000FFF9C _H	8
LIN-UART2(transmission completed)	25	19	ICR09	398 _H	000FFF98 _H	9
LIN-UART3(reception completed)	26	1A	ICR10	394 _H	000FFF94 _H	10
LIN-UART3(transmission completed)	27	1B	ICR11	390 _H	000FFF90 _н	11
LIN-UART4(reception completed)	28	1C	ICR12	38C _H	000FFF8C _H	12
LIN-UART4(transmission completed)	29	1D	ICR13	388 _H	000FFF88 _н	13
LIN-UART5(reception completed)	30	1E	ICR14	384 _H	000FFF84 _H	14
LIN-UART5(transmission completed)	31	1F	ICR15	380 _H	000FFF80 _н	15
LIN-UART6(reception completed)	32	20	ICR16	37C _H	000FFF7С _н	16
LIN-UART6(transmission completed)	33	21	ICR17	378 _H	000FFF78 _Н	17
CAN0	34	22	ICR18	374 _H	000FFF74 _H	-
CAN1	35	23	ICR19	370 _H	000FFF70 _н	-
CAN2/UDC0"/1"	36	24	ICR20	36C _H	000FFF6С _н	-
Real time clock	37	25	ICR21	368 _H	000FFF68 _н	-



Interrupt Factor	Interrupt Number		Interrupt	Offset	Default Address for	RN*1
interrupt ractor	Decimal	Hexa- Decimal	Level	Onser	TBR	1214
Sound generator 0 / LIN-UART7 (reception completed)	38	26	ICR22	364 _H	000FFF64 _н	22
Sound generator 1 / LIN-UART7 (transmission completed)	39	27	ICR23	360 _H	000FFF60 _н	23
PPG0/1/10/11/20/21	40	28	ICR24	35Сн	000FFF5С _н	24
PPG2/3/12/13/22/23	41	29	ICR25	358 _H	000FFF58 _H	25
PPG4/5/14/15/UDC2**	42	2A	ICR26	354 _H	000FFF54 _H	26 ^{*6}
PPG6/7/16/17/Multi-function serial interface ch.10 (reception completed) // Multi-function serial interface ch.10(status) //	43	2B	ICR27	350 _H	000FFF50 _H	27
PPG8/9/18/19/ Multi-function serial interface ch.10 (transmission completed)	44	2C	ICR28	34C _H	000FFF4C _H	28
GDC/GDC_ALM/GDC_LVD/Multi-function serial interface ch.8 (reception completed) // Multi-function serial interface ch.8(status)	45	2D	ICR29	348 _H	000FFF48 _н	29 ^{*7}
Main timer/Sub timer/PLL timer/ Multi-function serial interface ch.8 (transmission completed)	46	2E	ICR30	344 _H	000FFF44 _н	30
Clock calibration unit (Sub oscillation) / Sound generator 4/Multi-function serial interface ch.9 (reception completed) // Multi-function serial interface ch.9(status) //	47	2F	ICR31	340 _H	000FFF40 _H	31* ³
A/D converter	48	30	ICR32	33C _H	000FFF3C _H	32
Clock calibration Unit (CR oscillation) / Multi-function serial interface ch.9 (transmission completed)		31	ICR33	338 _H	000FFF38 _н	33* ³
Free-run timer 0/2/4**/6**	50	32	ICR34	334 _H	000FFF34 _н	-
Free-run timer 1/3/5**/7**	51	33	ICR35	330 _H	000FFF30 _H	-
ICU0/6(fetching)	52	34	ICR36	32C _H	000FFF2С _н	36
ICU1/7(fetching)	53	35	ICR37	328 _H	000FFF28 _H	37
ICU2/8 ^{**} (fetching)	54	36	ICR38	324 _H	000FFF24 _H	38
ICU3/9 ^{xx} (fetching)	55	37	ICR39	320 _H	000FFF20 _H	39
ICU4/10 ^{**} (fetching)	56	38	ICR40	31C _H	000FFF1C _H	40
ICU5/11** (fetching)	57	39	ICR41	318 _H	000FFF18 _H	41
OCU0/1(match)	58	3A	ICR42	314 _H	000FFF14 _H	42
OCU2/3(match)	59	3B	ICR43	310 _H	000FFF10 _H	43
Base timer 0 IRQ0 / Base timer 0 IRQ1 / Sound generator 2/Multi-function serial interface ch.11 (reception completed) / Multi-function serial interface ch.11(status)	60	3C	ICR44	30C _H	000FFF0C _H	44
Base timer 1 IRQ0 / Base timer 1 IRQ1/ Sound generator3 / XBS RAM single bit error generation / AHB RAM single bit error generation / RAM single bit error generation/ Multi-function serial interface ch.11 (transmission completed)	61	3D	ICR45	308 _H	000FFF08 _Н	45* ⁴
DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 _H	000FFF04 _H	-
Delay interrupt	63	3F	ICR47	300 _H	000FFF00 _H	-
System Reserved (Used for REALOS [™] * ⁵ .)	64	40	-	2FC _H	000FFEFC _H	-
System Reserved (Used for REALOS.)	65	41	-	2F8 _H	000FFEF8 _H	-
	66	42		2F4 _H	000FFEF4 _н	
Used with the INT instruction.	 255	 FF	-	 000 _Н	 000FFC00 _H	-



- *1: Does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.
- $^{^{*2}}$: The status of the multi-function serial interface does not support a DMA transfer caused by I^2C reception.
- *3: The clock calibration unit does not support a DMA transfer caused by an interrupt.
- $\ensuremath{^{^{*}\!4}}\!:$ RAM ECC bit error does not support a DMA transfer caused by an interrupt.
- *5: REALOS is a trademark of Cypress
- *6: An interrupt of Up/down counter ch.2 does not support a DMA transfer.
- ^{*7}: An interrupt related GDC does not support a DMA transfer.
- **: Only supported by MB91F59A/B

UDCn: Up/down counter ch.n ICUn: Input capture unit.n OCUn: Output compare unit.n

Document Number: 002-04727 Rev. *B Page 108 of 174



11. Electrical Characteristics

11.1 Absolute Maximum Ratings

Davagestan	Currelle a l	R	ating	11!	Domestic
Parameter	Symbol	Min	Max	Unit	Remarks
	V _{CC} 5	Vss-0.3	Vss+6.0	V	
Power supply voltage*1,*2	V _{CC} 3	Vss-0.3	Vss+4.0	V	Vcc3 ≤ Vcc5
	DV _{CC}	Vss-0.3	Vss+6.0	V	DVcc ≤ Vcc5
A I *1.*2	AV _{CC} 5	Vss-0.3	Vss+6.0	V	AVRH5 ≤ AVcc5 ≤ Vcc5
Analog power supply voltage*1,*2	AV _{CC} 3	Vss-0.3	Vss+4.0	V	AVR3 ≤ AVcc3 ≤ Vcc3
Analog reference voltage ^{*1}	AVRH5	Vss-0.3	Vss+6.0	V	AVRH5 ≤ AVcc5
Analog reference voltage	AVR3	Vss-0.3	Vss+4.0	V	AVR3 ≤ AVcc3
*1	V _{I1}	Vss-0.3	Vcc5+0.3	V	5V pins other than SMC multiplied pins
Input voltage ^{*1}	V _{I2}	Vss-0.3	Vcc3+0.3	V	3.3V dedicated pin
	V _{I3}	Vss-0.3	Vcc5+0.3	V	SMC shared pin
Analog pin input voltage ^{*1}	V _{IA} 5	Vss-0.3	Vcc5+0.3	V	i
Analog pin input voltage	V _{IA} 3	Vss-0.3	Vcc3+0.3	V	
Outrot valta == *1	V _{O1}	Vss-0.3	Vcc5+0.3	V	5V pins other than SMC multiplied pins
Output voltage ^{*1}	V _{O2}	Vss-0.3	Vcc3+0.3	V	3.3V dedicated pin
	V _{O3}	Vss-0.3	Vcc5+0.3	V	SMC shared pin
Maximum clamp current	I _{CLAMP}	-4	4	mA	*9
Total maximum clamp current	Σ I _{CLAMP}	_	20	mA	*9
•	I _{OL1}	_	7	mA	When setting to 2mA*6
"L" level maximum output current *3	I _{OL2}	_	40	mA	When setting to 30mA*7
	I _{OL3}	_	30	mA	When setting to 20mA*8
	I _{OLAV1}	_	2	mA	When setting to 2mA*6
"L" level average output current *4	I _{OLAV2}	_	30	mA	When setting to 30mA*7
	I _{OLAV3}	_	20	mA	When setting to 20mA*8
	ΣI_{OL1}	_	50	mA	*6
"L" level total output current *5	ΣI_{OL2}	_	250	mA	*7
	ΣI_{OL3}	_	50	mA	*8
	I _{OH1}	_	-7	mA	When setting to 2mA*6
"H" level maximum output current *3	I _{OH2}	_	-40	mA	When setting to 30mA*7
	I _{OH3}	_	-30	mA	When setting to 20mA*8
	I _{OHAV1}	_	-2	mA	When setting to 2mA*6
"H" level average output current *4	I _{OHAV2}	_	-30	mA	When setting to 30mA*7
	I _{OHAV3}	_	-20	mA	When setting to 20mA*8
	ΣI_{OH1}	_	-50	mA	*6
"H" level total output current *5	ΣI_{OH2}	_	-250	mA	*7
	ΣI_{OH3}	_	-50	mA	*8
		_	1250	mW	LQFP product
Power consumption	P _D	_	2500	mW	BGA product TEQFP product HQFP product
Operating temperature	T _A	-40	+105	°C	*10
Storage temperature	Tstg	-55	+150	°C	

^{*1:} These parameters are based on the condition that V_{SS}=AV_{SS}=DV_{SS}=0.0V

Document Number: 002-04727 Rev. *B Page 109 of 174

 $^{^{*2}}$: Caution must be taken that AV_{CC}5 and DV_{CC} do not exceed V_{CC}5. Similarly, AV_{CC}3 must not exceed V_{CC}3.

^{*3}: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

^{*4:} The average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 10 ms period. The average value is the operation current x the operation ratio.

^{*5:} The total output current is defined as the maximum current value flowing through all of corresponding pins.


^{*6:} Outputs other than P60-P87 and 3V pin.



^{*7:} Output of P60-P87 pins.

- Use within recommended operating conditions.
- Use at DC voltage (current).
- The + B signal should always be applied by connecting a limiting resistor between the + B signal and the microcontroller.
- The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed rated values at any time regardless of instantaneously or constantly when the + B signal is input.
- Note that when the microcontroller drive current is low, such as in the low power consumption modes, the + B input potential can increase the potential at the VCC pin via a protective diode, possibly affecting other devices.
- Note that if the + B signal is input when the microcontroller is off (not fixed at 0 V), since the power is supplied through the pin, the microcontroller may operate incompletely.
- Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.
- Do not leave + B input pins open.

Sample recommended Circuit



^{*10}: To use this product at T_A=105°C, equip this on a multilayer board with four or more layers.

WARNING

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

Document Number: 002-04727 Rev. *B Page 110 of 174

^{*8:} Output of 3V pin.

^{*9:} Corresponding pins: all general-purpose ports except P90/ADTG.(Except for the dedicated analog port)




11.2 Recommended Operating Conditions

 $(V_{SS}=DV_{SS}=AV_{SS}=0.0V)$

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Syllibol	Min	Max	Ollit	Remarks
	V _{CC} 5	4.5	5.5	V	
	DV_CC	4.5	5.5	V	Decemmended energian guarantee
	AV _{CC} 5	4.5	5.5	V	Recommended operation guarantee
	V _{CC} 3	3.0	3.6	V	range
Dower cumply voltage	AV _{CC} 3	3.0	3.6	V	
Power supply voltage	V _{CC} 5	3.5	5.5	V	
	DV _{CC}	3.5	5.5	V	
	AV _{CC} 5	3.5	5.5	V	Operation guarantee range
	V _{CC} 3	2.7	3.6	V	
	AV _{CC} 3	2.7	3.6	V	
Smoothing capacitor	Cs	4.7 (tolerance w	ithin ±50%)	μF	Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than C _S as the smoothing capacitor on the VCC pin.
Operating temperature	T _A	-40	+105	°C	

^{*:} See the following diagram for details on the connection of smoothing capacitor Cs.



WARNING

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

Document Number: 002-04727 Rev. *B



11.3 DC Characteristics

(T_A: Recommended operating conditions, V_{CC}5=5.0V ± 10%, V_{CC}3=3.3V ± 10%, V_{SS}=DV_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
Farameter	Syllibol	Fili Name	Conditions	Min	Тур	Max	Ullit	Remarks
	V _{IH1}	P060 to P067,	CMOS input level is selected	0.7 x V _{CC} 5	_	V _{CC} 5+ 0.3	V	
	V _{IH2}	P070 to P077, P080 to P087, P090 to P097, P100 to P107,	CMOS hysteresis input level is selected	0.7× V _{CC} 5	_	V _{CC} 5+ 0.3	V	
	V _{IH3}	P110 to P107, P110 to P117, P120 to P127,	Automotive input level is selected	0.8× V _{CC} 5	_	V _{CC} 5+ 0.3	٧	
	V _{IH4}	P130 to P137	TTL input level is selected	2.0	_	V _{CC} 5+ 0.3	V	
	V _{IH5}	RSTX, NMIX, MD2	_	0.7× V _{CC} 5	_	V _{CC} 5+ 0.3	٧	
	V _{IH7}	MD0,MD1	_	0.7× V _{CC} 5	_	V _{CC} 5+ 0.3	V	
	V _{IH8}	DEBUGIF	_	2.0	_	V _{CC} 5+ 0.3	V	
"H" level input voltage	V _{IH10}	P000 to P007, P010 to P017, P020 to P027, P030 to P037, P040 to P047, P050 to P057, PA2 to PA7,	CMOS hysteresis input level is selected	0.7× V _{CC} 3	_	V _{CC} 3+ 0.3	V	
	V _{IH11}	PB2 to PB7, PC2 to PC7, PD2 to PD7, PE2 to PE7, PF2 to PF7, PG0 to PG7, PH3	TTL input level is selected	2.0	_	V _{CC} 3+ 0.3	V	3.3V dedicated pin
	V _{IH12}	MD3	-	0.8× V _{CC} 5	-	V _{CC} 5+ 0.3	V	BGA product only
	V _{IH13}	TDI, TMS, TRST, TCK	-	0.7× V _{CC} 5	-	V _{CC} 5+ 0.3	V	BGA product only



(T_A: Recommended operating conditions, $V_{CC}5=5.0V \pm 10\%$, $V_{CC}3=3.3V \pm 10\%$, $V_{SS}=DV_{SS}=AV_{SS}=0.0V$)

D	0	Dia Nama	0		Value		11	D
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
	V _{OH1}	P060 to P067, P070 to P077, P080 to P087, P090 to P097,	V _{CC} 5 = 4.5V I _{OH} = -1.0mA	V _{CC} 5- 0.5	_	V _{CC} 5	V	
	V _{OH2}	P100 to P107, P110 to P117, P120 to P127, P130 to P137	V _{CC} 5 = 4.5V I _{OH} = -2.0mA	V _{CC} 5- 0.5	_	V _{CC} 5	V	
	V _{ОНЗ}	P060 to P067, P070 to P077, P080 to P087	$DV_{CC} = 4.5V$ $I_{OH} = -30.0$ mA	DV _{CC} - 0.5	_	DV _{CC}	V	SMC shared pin
"H" level output voltage	V_{OH4}	P000 to P007, P010 to P017, P020 to P027,	$V_{CC}3 = 3.0V$ $I_{OH} = -2.0$ mA					
	V_{OH5}	P030 to P037, P040 to P047, P050 to P057, PA2 to PA7,	$V_{CC}3 = 3.0V$ $I_{OH} = -5.0$ mA	V _{CC} 3-		V _{CC} 3	V	3.3V dedicated pin
	V_{OH6}	PB2 to PB7, PC2 to PC7, PD2 to PD7, PE2 to PE7,	$V_{CC}3 = 3.0V$ $I_{OH} = -10.0$ mA	0.5		VCCS	V	5.5v dedicated piri
	V _{OH7}	PF2 to PF7, PG0 to PG7, PH3	$V_{CC}3 = 3.0V$ $I_{OH} = -20.0$ mA					
	V _{OH8}	TDO	$V_{CC}5 = 4.5V$ $I_{OH} = -5.0mA$	V _{CC} 5- 0.5	-	V _{CC} 5	V	BGA product only



Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
raiailletei	Syllibol	riii Naiile		Min	Тур	Max	Offic	Nemarks
	V _{IL1}	P060 to P067, P070 to P077,	CMOS input level is selected	Vss-0.3	_	0.3× V _{CC} 5	V	
	V_{IL2}	P080 to P087, P090 to P097, P100 to P107,	CMOS hysteresis Input level is selected	Vss-0.3	_	0.3 × V _{CC} 5	V	
	V _{IL3}	P110 to P117, P120 to P127,	Automotive input level is selected	Vss-0.3	_	0.5× V _{CC} 5	٧	
	V _{IL4}	P130 to P137	TTL input level is selected	Vss-0.3	_	0.8	V	
	V _{IL5}	RSTX, NMIX, MD2	_	Vss-0.3	_	0.3× V _{CC} 5	V	
	V _{IL7}	MD0, MD1	_	Vss-0.3	_	0.3× V _{CC} 5	٧	
	V_{IL8}	DEBUGIF	_	Vss-0.3	_	8.0	V	
"L" level input voltage	V _{IL10}	P000 to P007, P010 to P017, P020 to P027, P030 to P037, P040 to P047, P050 to P057, PA2 to PA7,	CMOS hysteresis input level is selected	Vss-0.3	-	0.3× V _{cc} 3	V	3.3V dedicated pin
	VIL11	PB2 to PB7, PC2 to PC7, PD2 to PD7, PE2 to PE7, PF2 to PF7, PG0 to PG7, PH3	TTL input level is selected	Vss- 0.3	_	0.8	V	3.3V dedicated pill
	V _{IL12}	MD3	-	V _{SS} - 0.3	-	0.3x V _{CC5}	V	BGA product only
	V _{IL13}	TDI, TMS, TRST, TCK	-	V _{SS} - 0.3	-	0.3× V _{CC5}	V	BGA product only



Parameter	Symbol	Pin Name	Conditions		Value	!	Unit	Remarks
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
	V_{OL1}	P060 to P067, P070 to P077, P080 to P087, P090 to P097,	$V_{CC}5 = 4.5V$ $I_{OL} = 1.0$ mA	0	_	0.4	V	
	V _{OL2}	P100 to P107, P110 to P117, P120 to P127, P130 to P137	$V_{CC}5 = 4.5V$ $I_{OL} = 2.0$ mA	0	_	0.4	V	
	V _{OL3}	P060 to P067, P070 to P077, P080 to P087	DV _{CC} = 4.5V I _{OL} = 30.0mA	0	_	0.55	V	SMC shared pin
	V _{OL4}	P127, P130, P132, P133	$V_{CC}5 = 4.5V$ $I_{OL} = 3.0 \text{mA}$	0	_	0.4	V	I ² C shared pin (I ² C is selected)
"L" level output	V_{OL5}	DEBUGIF	$V_{CC}5 = 2.7V$ $I_{OL} = 25.0 mA$	0	_	0.25	V	
voltage	V_{OL6}	P000 to P007, P010 to P017, P020 to P027,	$V_{CC}3 = 3.0V$ $I_{OL} = 2.0mA$					
	V _{OL7}	P030 to P037, P040 to P047, P050 to P057, PA2 to PA7,	$V_{CC}3 = 3.0V$ $I_{OL} = 5.0 mA$			0.4	V	
	V _{OL8}	PB2 to PB7, PC2 to PC7, PD2 to PD7, PE2 to PE7,	$V_{CC}3 = 3.0V$ $I_{OL} = 10.0$ mA	-0	_			3.3V dedicated pin
	V _{OL9}	PF2 to PF7, PG0 to PG7, PH3	$V_{CC}3 = 3.0V$ $I_{OL} = 20.0$ mA					
	V _{OL10}	TDO	$V_{CC}5 = 4.5V$ $I_{OH} = 5.0 \text{mA}$	0	_	0.4	V	BGA product only



Darameter	Cumhal	Pin Name	Conditions		Value)	Unit	Domostko
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
Input leak current	IIL	All input pins	VCC=DVCC= AVCC=5.5V VSS <vi<vcc< td=""><td>-5</td><td>_</td><td>+5</td><td>μΑ</td><td></td></vi<vcc<>	-5	_	+5	μΑ	
	R _{UP1}	RSTX, NMIX	_	25	_	100	kΩ	
Pull-up	R _{UP2}	All 5V port input pins	Pull-up resistance is selected	25	_	100	kΩ	
resistance	R _{UP3}	All 3V port input pins	Pull-up resistance is selected	17	_	66	kΩ	
	R _{DOWN1}	MD2	_	25	_	100	kΩ	
Pull-down resistance	R _{DOWN2}	All 5V port input pins	Pull-down resistance is selected	25	_	100	kΩ	
resistance	R _{DOWN3}	All 3V port input pins	Pull-down resistance is selected	17	_	66	kΩ	
Input capacitance	C _{IN1}	Other than V _{CC} 3, V _{CC} 5, V _{SS} , DV _{CC} , DV _{SS} , AV _{CC} 3,AV _{SS} 3, AV _{CC} 5,AV _{SS} 5, C1,C2,C3, P060 to P067, P070 to P077, P080 to P087	_	-	5	15	pF	
	C _{IN2}	P060 to P067, P070 to P077, P080 to P087	When using SMC	_	15	45	pF	



Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
- uramotor	Cymico.			Min	Тур	Max		
			At normal	_	80	120	mA	*4
			operation F _{CP} =128MHz,	_	80	155	mA	*5
			Fcpp=32MHz		00	133	ША	١
			At normal	_	60	100	mΑ	*4
			operation					
	I _{CC} 5		F _{CP} =80MHz,	_	60	130	mΑ	*5
	1000		Fcpp=40MHz		0.5	405		+0 +4
			At FLASH write F _{CP} =128MHz,	_	95	135	mΑ	*3, *4
			Fcpp=32MHz	_	95	165	mΑ	*3, *5
			At FLASH erase	_	95	135	mA	*3, *4
			F _{CP} =128MHz,		95	165	mA	*3, *5
			Fcpp=32MHz	•				
			At sleep mode	_	25	65	mA	*4
	Iccs5	V _{CC} 5	F _{CP} =128MHz, Fcpp=32MHz	_	25	80	mΑ	*5
			At bus sleep	_	15	55	mA	*4
			mode		10	00	1117 \	T
	I _{CCBS} 5		F _{CP} =128MHz,	_	15	70	mΑ	*5
Dower ouzzh			Fcpp=32MHz					
Power supply			At RTC mode,	_	650	1800	μA	When using external
current	I _{CCT} 5		4 MHz source				F	clock ^{*1} , T _A =+25°C When using crystal
			oscillation	_	800	1950	μΑ	T _A =+25°C
			When RTC					When using external
			mode shutdown,	_	130	230	μΑ	clock ^{*1} , T _A =+25°C
	I _{CCTS} 5		4 MHz source		280	380	μΑ	When using crystal
			oscillation				ļ'	T _A =+25°C
	I _{CCH} 5		At stop mode	_	250	1400	μΑ	T _A =+25°C
	I _{CCHS} 5		When stop mode shutdown	_	100	200	μΑ	T _A =+25°C
			When GDC	_	100	200	mΑ	*4
			normal operation F _{qdC} =81MHz,					
			F _{gdC-IF} =108MHz	_	200	300	mΑ	*5
	I _{CC} 3	V _{CC} 3	•					
			When GDC operation stop	_	2	100 155	mA mA	*4 *5
			When GDC side					3
			regulator stop	_	70	200	μΑ	
			When NTSC		20	60	mΛ	Λ+ Λ\/D2-Λ\/oo2
	I _A 3	AV _{CC} 3	operates	- 30	60	mA	At AVR3=AVss3	
	IAO	, v (C)	When NTSC	_	5	10	mΑ	At AVR3=AVss3
			stop		J	l -	l	



Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
raranietei	Syllibol	riii Naille	Conditions	Min	Тур	Max	Oilit	Remarks
High current output drive capacity Phase-to-phase deviation1	ΔV_{OH3}	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n=0 to 5	DVcc=4.5V I _{OH} =-30.0mA Maximum deviation of V _{OH3}	_	_	90	mV	*2
High current output drive capacity Phase-to-phase deviation2	ΔV_{OL3}	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n=0 to 5	DVcc=4.5V I _{OL} =30.0mA Maximum deviation of V _{OL3}	_	_	90	mV	*2

^{*1}: The power supply current value when the external clock is supplied from the X1 pin. Note that the power supply current value when using the external clock is different from that using the oscillator.

 $^{^{*2}}$: If PWM1P0/PWM1M0/PWM2P0/PWM2M0 of ch.0 is turned on simultaneously, the maximum deviation of V_{OH3} / V_{OL3} for each pin is defined. Same for other channels.

^{*3:} This product contains both program Flash and WorkFlash. This parameter is defined when only one of them is in the write/erase state.

^{*4:} MB91F591/2/4/6/7/9

^{*5:} MB91F59A/B



11.4 AC Characteristics


11.4.1 Main Clock Timing


(T_A: Recommended operating conditions, $V_{CC}5=5.0V \pm 10\%$, $V_{SS}=DV_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions	Min	Value Typ	Max	Unit	Remarks
Source oscillation clock frequency	F _C	X0, X1		-	4	_	MHz	
Source oscillation clock cycle time	t _{CYL}	X0, X1	_	_	250	_	ns	
Internal operating	F _{CP}	_	_	2	_	128	MHz	CPU clock
clock frequency*1, *2	F _{CPP}	_	_	2	_	40	MHz	Peripheral bus clock
Internal operating	t _{CP}	_	ı	7.8125	_	500	ns	CPU clock
clock cycle time*1, *2	t _{CPP}	_	ı	25	_	500	ns	Peripheral bus clock
CAN PLL jitter (when lock)	t _{PJ}	_	-	-10	_	+10	ns	
Built-in CR oscillation frequency	F _{CCR}	_	_	50	100	200	kHz	

^{*1:} The maximum frequency of CPU clock is described in the table of Product Type.

 $^{^{^{\}star2}}\!:$ The maximum / minimum value is defined when using the main clock and PLL clock.








11.4.1.1 Sub clock timing (products without s-suffix)

(T_A: Recommended operating conditions, $V_{CC}5=5.0V \pm 10\%$, $V_{SS}=DV_{SS}=AV_{SS}=0.0V$)


Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
Parameter	Syllibol	Fill Name	Conditions	Min	Тур	Max	Ollic	Remarks
Source oscillation clock frequency	F _{CL}	X0A, X1A	_	-	32.768	-	kHz	
Source oscillation clock cycle time	t _{LCYL}	X0A, X1A	_	_	30.52	_	μs	





Guaranteed Operation Range (5V Operating microcontroller Section)

Internal operation clock frequency vs. Power supply voltage




Internal operation clock frequency F_{CP} (MHz)

Note: The CPU will be reset at the power supply voltage 4V±0.3V or less.

Oscillation Clock Frequency vs. Internal Operation Clock Frequency

			Internal Operation Clock Frequency							
		Main	PLL Clock							
		Clock	Multiplie d by 1	Multiplie d by 2	Multiplie d by 3	Multiplie d by 4		Multiplie d by 20	Multiplie d by 32	
Oscillation clock frequency	4MHz	2MHz	4MHz	8MHz	12MHz	16MHz		80MHz	128MHz	

• Example of Oscillation Circuit



Note: As to the product with its clock supervisor's initial value is "ON", when the oscillator is unable to start within 20ms from the stop state the clock supervisor will detect the oscillation stop. As a result, the CPU moves to the fail safe operation.

Design your printed circuit board so that the oscillator can start oscillation within 20ms.



AC characteristics are specified by the following measurement reference voltage values.

• Input Signal Waveform • Output Signal Waveform Hysteresis Input Pin (Automotive) **Output Pin** 0.8Vcc5 V8.0 0.5Vcc5 Hysteresis Input Pin (CMOS Normal) 0.7Vcc5 0.3Vcc5 Hysteresis Input Pin (CMOS Hysteresis) 0.7Vcc5 0.3Vcc5 TTL Input Pin 2.0V V8.0





11.4.1.2 Reset Input

(T_A: Recommended operating conditions, V_{CC}5=5.0V ± 10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
Farailletei	Symbol	Name	Conditions	Min	Max	Oiil	Remarks
				10	-	μs	When normal operation
Reset input time	t _{RSTL}	RSTX	_	Oscillation time of oscillator* + 100µs	1	ms	At Stop mode
				100µs	_	μs	At RTC mode
Width for reset input removal				1µs	_	μs	

^{*:}The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred µs and several ms, and for an external clock, the time is 0 ms.







11.4.1.3 Power-on Conditions

(T_A: Recommended operating conditions, V_{SS}=0.0V)

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Faranietei	Symbol	Name	Name Conditions Min Typ		Тур	Max	Ullit	Remarks
Level detection voltage	_	V _{CC} 5	_	2.1	2.3	2.5	V	When turning on power for microcontroller
Level detection hysteresis width	_	V _{CC} 5	_	_	_	125	mV	During voltage drop
Level detection time	_	_	_	_	_	30	us	*1
Specification for voltage slope detection	_	V _{CC} 5	V _{CC} 5 = at level detection release level time	-	_	4	mV/μs	*2
Power off time	t _{OFF}	V _{CC} 5	_	50	_	_	ms	*3

^{*1:} If the fluctuation of the power supply is faster than the low voltage detection time, there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

Document Number: 002-04727 Rev. *B Page 124 of 174

^{*2:} When setting the power supply fluctuation to this specification or less, it is possible to suppress the voltage slope detection. This is the specification when the power supply fluctuation is stable.

^{*3:} This time is to start the voltage slope detection at next power on after power down and internal charge loss.



11.4.1.4 Multi-function Serial

UART Timing


■Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=0, SCR: SPI=0

(T_A: Recommended operating conditions, V_{CC}5=5.0V ± 10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin Name	Conditions	Valu	ie	Unit	Remarks
Parameter	Symbol	Pili Name	Conditions	Min	Max	Unit	Remarks
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CPP}	_	ns	Internal shift clock mode:
SCK ↓ → SOT delay time	t _{SLOVI}	SCKx, SOTx		-30	+30	ns	C _L =50pF (When drive capability
Valid SIN → SCK ↑ setup time	t _{IVSHI}	SCKx, SINx	_	34	_	ns	is 2mA or more.) C _L =20pF
SCK ↑ → Valid SIN hold time	t _{SHIXI}	SCRX, SIIVX		0	_	ns	(When drive capability is 1mA)
Serial clock "H"pulse width	t _{SHSL}	SCKx		t _{CPP} +10	_	ns	
Serial clock "L" pulse width	t _{SLSH}	SCRX		2t _{CPP} -10	_	ns	External shift clock mode:
SCK ↓ → SOT delay time	t _{SLOVE}	SCKx, SOTx		_	33	ns	C _L =50pF (When drive capability
Valid SIN → SCK ↑ setup time	t _{IVSHE}	SCKx, SINn	_	10	-	ns	is 2mA or more.) C _L =20pF
SCK ↑ → Valid SIN hold time	t _{SHIXE}	JOIN, JIMI		20	-	ns	(When drive capability is 1mA)
SCK fall time	t_{F}	SCKx		_	5	ns	
SCK rise time	t_R	SCKx		_	5	ns	

- AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.
- See Hardware Manual for details.
- "x" means channel number of 0, 1, 8, 9, 10, and 11 for SCKx, SINx and SOTx.








■Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=1, SCR: SPI=0

(T_A : Recommended operating conditions, $V_{CC}5=5.0V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions	Valu	ie	Unit	Remarks
raiailletei	Syllibol	Fili Name	Conditions	Min	Max	Oilit	Remarks
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CPP}	-	ns	Internal shift clock mode:
SCK ↑ → SOT delay time	t _{SHOVI}	SCKx, SOTx		-30	+30	ns	C _L =50pF (When drive capability
Valid SIN → SCK ↓ setup time	t _{IVSLI}	SCKx, SINx	_	34	-	ns	is 2mA or more.) C _L =20pF
$SCK \downarrow \rightarrow$ Valid SIN hold time	t _{SLIXI}	SCRX, SIIVX		0	-	ns	(When drive capability is 1mA)
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CPP} +10	_	ns	
Serial clock "L"pulse width	t _{SLSH}	JOIX		2t _{CPP} -10	_	ns	External shift clock mode:
SCK ↑ → SOT delay time	t _{SHOVE}	SCKx, SOTx		_	33	ns	C _L =50pF (When drive capability
Valid SIN → SCK ↓ setup time	t _{IVSLE}	SCKx, SINx		10	_	ns	is 2mA or more.) C _L =20pF
$\begin{array}{c} SCK \downarrow \to \\ Valid \; SIN \; hold \; time \end{array}$	t _{SLIXE}	OOTO, OHVA		20	-	ns	(When drive capability is 1mA)
SCK fall time	t_{F}	SCKx		_	5	ns	
SCK rise time	t_R	SCKx		_	5	ns	

- AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.
- See Hardware Manual for details.
- "x" means channel number of 0, 1, 8, 9, 10, and 11 for SCKx, SINx and SOTx.








■Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=0, SCR: SPI=1

(T_A: Recommended operating conditions, $V_{CC}5=5.0V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit
Parameter	Symbol	Fill Name	Conditions	Min	Max	Onit
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CPP}	_	ns
$\begin{array}{c} SCK \uparrow \to SOT \ delay \\ time \end{array}$	t _{SHOVI}	SCKx, SOTx	Internal shift clock mode	-30	+30	ns
Valid SIN → SCK ↓ setup time	t _{IVSLI}	SCKY SINIY	C _L =50pF (When drive capability is 2mA or more.) C _L =20pF (When drive	34	_	ns
$SCK \downarrow \rightarrow$ Valid SIN hold time	t _{SLIXI}	SCKx, SINx	capability is 1mA)	0	_	ns
SOT → SCK ↓ delay time	t _{SOVLI}	SCKx, SOTx		2t _{CPP} -30	_	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CPP} +10	_	ns
Serial clock "L" pulse width	t _{SLSH}	SORX	External chift clock made	2t _{CPP} -10	_	ns
SCK ↑ → SOT delay time	t _{SHOVE}	SCKx, SOTx	External shift clock mode C _L =50pF (When drive	_	33	ns
Valid SIN → SCK ↓ setup time	t _{IVSLE}	SCKx, SINx	capability is 2mA or more.) C _L =20pF (When drive capability is 1mA)	10	_	ns
$\begin{array}{c} SCK \downarrow \to \\ Valid \; SIN \; hold \; time \end{array}$	t _{SLIXE}	SONX, SIIVX	Capability is TITA)	20	_	ns
SCK fall time	t_{F}	SCKx		_	5	ns
SCK rise time	t_R	SCKx		_	5	ns

- AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.
- See Hardware Manual for details.
- "x" means channel number of 0, 1, 8, 9, 10, and 11 for SCKx, SINx and SOTx.








■Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=1, SCR: SPI=1

(T_A: Recommended operating conditions, $V_{CC}5=5.0V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit
Parameter	Symbol	Fill Name	Conditions	Min	Max	Onit
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CPP}	_	ns
$\begin{array}{c} SCK \downarrow \to SOT \ delay \\ time \end{array}$	t _{SLOVI}	SCKx, SOTx	Internal shift clock mode	-30	+30	ns
Valid SIN → SCK ↑ setup time	t _{IVSHI}	SCKY SINIY	C _L =50pF(When drive capability is 2mA or more.) C _L =20pF(When drive	34	_	ns
$SCK \uparrow \rightarrow Valid SIN hold time$	t _{SHIXI}	SCKx, SINx	capability is 1mA)	0	_	ns
$\begin{array}{c} SOT \to SCK \uparrow delay \\ time \end{array}$	t _{SOVHI}	SCKx, SOTx		2t _{CPP} -30	_	ns
Serial clock "H"pulse width	t _{SHSL}	SCKx		t _{CPP} +10	_	ns
Serial clock "L" pulse width	t _{SLSH}	SORX	External chift clock made	2t _{CPP} -10	_	ns
$\begin{array}{c} SCK \downarrow \to SOT \ delay \\ time \end{array}$	t _{SLOVE}	SCKx, SOTx	External shift clock mode C _L =50pF(When drive	_	33	ns
Valid SIN → SCK ↑ setup time	t _{IVSHE}	SCKx, SINx	capability is 2mA or more.) C _L =20pF(When drive capability is 1mA)	10	_	ns
$SCK \uparrow \rightarrow Valid SIN hold time$	t _{SHIXE}	SONX, SIINX	Capability is TITA)	20	_	ns
SCK fall time	t_{F}	SCKx		_	5	ns
SCK rise time	t_R	SCKx		_	5	ns

- AC characteristic in CLK synchronized mode.
- \bullet $C_{\text{\scriptsize L}}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.
- See Hardware Manual for details.
- "x" means channel number of 0, 1, 8, 9, 10, and 11 for SCKx, SINx and SOTx.








External Clock (EXT = 1): Asynchronous Only

(T_A: Recommended operating conditions, $V_{CC}5=5.0V\pm10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions	Va	Unit	
Farameter Symbol Fin I		Fill Name	Conditions	Min	Max	Ollit
Serial clock "H" pulse width	t _{SHSL}		C _L =50pF (When drive capability is	t _{CPP} +10	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx	2mA or more.) C _L =20pF	t _{CPP} +10	-	ns
SCK fall time	t _F		(When drive capability is	-	5	ns
SCK rise time	t_R		1mA)	-	5	ns

Note: "x" means channel number of 0, 1, 8, 9, 10, and 11 for SCKx, SINx and SOTx.





I²C Timing

(T_A: Recommended operating conditions, V_{CC}5=5.0V ± 10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin Name	Conditions	Stan Mo	dard de		Speed ode	Unit	Remarks
				Min	Max	Min	Max		
SCL clock frequency	f _{SCL}	SCK0, SCK1		0	100	0	400	kHz	
Repeat "start" condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta	SOT0, SOT1, (SDA) SCK0, SCK1, (SCL)		4.0	_	0.6	_	μs	
Period of "L" for SCL clock	t _{LOW}	SCK0, SCK1, (SCL)		4.7	_	1.3	_	μs	
Period of "H" for SCL clock	t _{HIGH}	SCK0, SCK1, (SCL)		4.0	_	0.6	_	μs	
Repeat "start" condition setup time SCL ↑ → SDA ↓	t susta	SCK0, SCK1, (SCL)	C _L =50pF (When drive capability is	4.7	_	0.6	_	μs	
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}	SOT0, SOT1, (SDA) SCK0, SCK1, (SCL)	2mA or more.) $C_L=20pF$ (When drive capability is 1mA) $R = (V_P/I_{OL})^{-1}$	0	3.45 ^{*2}	0	0.9	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t _{SUDAT}	SOT0, SOT1, (SDA) SCK0, SCK1, (SCL)		250 ^{*3}	_	100	_	ns	
"Stop" condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t _{susто}	SOT0, SOT1, (SDA) SCK0, SCK1, (SCL)		4.0	_	0.6	_	μs	
Bus-free time between "stop" condition and "start" condition	t _{BUF}	_		4.7	_	1.3	_	μs	
Noise filter	t _{SP}	_	_	2t _{CPP} *4	_	2t _{CPP} *4	_	ns	


 $^{^{\}star 1}$: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively. Vp shows that the power-supply voltage of the pull-up resistor and I_{OL} shows the V_{OL} guarantee current.

^{*2:} The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.

^{*3:} A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250 ns".

^{*4}: t_{CPP} is the peripheral clock cycle time. Adjust the peripheral clock frequency to 8MHz or more when use I²C.







11.4.1.5 LIN-UART timing


■Bit setting: ESCR: SCES=0, ECCR: SCDE=0

(T_A: Recommended operating conditions, $V_{CC}5=5.0V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions		lue	Unit	Remarks
r ai ailletei	Syllibol	Fili Name	Conditions	Min	Max	Oilit	iveillai ks
Serial clock cycle time	t _{SCYC}	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7		5t _{CPP}	_	ns	
SCK ↓ → SOT delay time	tslovi	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7	_	-50	+50	ns	Internal shift clock mode: C _L =80pF + 1 · TTL
Valid SIN → SCK ↑ setup time	t _{IVSHI}	SCK2,SCK3, SCK4,SCK5,		t _{CPP} +80	_	ns	
SCK ↑ → Valid SIN hold time	t _{SHIXI}	SCK6,SCK7, SIN2,SIN3, SIN4,SIN5, SIN6,SIN7		0	_	ns	
Serial clock "L" pulse width	t _{SLSH}	SCK2,SCK3, SCK4,SCK5,		3t _{CPP} -t _R	_	ns	
Serial clock "H" pulse width	t _{SHSL}	SCK4,SCK5, SCK6,SCK7		t _{CPP} +10	_	ns	
SCK ↓ → SOT delay time	tslove	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7	_	-	2t _{CPP} +60	ns	External shift clock mode:
Valid SIN → SCK ↑ setup time	t _{IVSHE}	SCK2,SCK3, SCK4,SCK5,		30	_	ns	C _L =80pF + 1 · TTL
SCK ↑ → Valid SIN hold time	t _{SHIXE}	SCK6,SCK7, SIN2,SIN3, SIN4,SIN5, SIN6,SIN7		t _{CPP} +30	_	ns	
SCK fall time	t _F	SCK2,SCK3,	1	_	10	ns	
SCK rise time	t _R	SCK4,SCK5, SCK6,SCK7		_	40	ns	

- \bullet $C_{\text{\scriptsize L}}$ is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.
- See Hardware Manual for details.








■Bit setting: ESCR: SCES=1, ECCR: SCDE=0

(T_A: Recommended operating conditions, $V_{CC}5=5.0V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions		lue	Unit	Remarks
raiailletei	Syllibol	Fili Name	Conditions	Min	Max	Ollit	Remarks
Serial clock cycle time	t _{SCYC}	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7		5t _{CPP}	_	ns	
SCK ↑ → SOT delay time	tsноvі	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7	_	-50	+50	ns	Internal shift clock mode: C _L =80pF+1 • TTL
Valid SIN → SCK ↓ setup time	t _{IVSLI}	SCK2,SCK3, SCK4,SCK5,		t _{CPP} +80	_	ns	
SCK ↓ → Valid SIN hold time	t _{SLIXI}	SCK6,SCK7, SIN2,SIN3, SIN4,SIN5, SIN6,SIN7		0	_	ns	
Serial clock "H" pulse width	t _{SHSL}	SCK2,SCK3, SCK4,SCK5,		3t _{CPP} -t _R	_	ns	
Serial clock "L" pulse width	t _{SLSH}	SCK4,SCK5, SCK6,SCK7		t _{CPP} +10	_	ns	
SCK ↑ → SOT delay time	tshove	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7	_	_	2t _{CPP} +60	ns	External shift clock mode:
Valid SIN → SCK ↓ setup time	t _{IVSLE}	SCK2,SCK3, SCK4,SCK5,		30	_	ns	C _L =80pF+1 • TTL
SCK ↓ → Valid SIN hold time	t _{SLIXE}	SCK6,SCK7, SIN2,SIN3, SIN4,SIN5, SIN6,SIN7		t _{CPP} +30	_	ns	
SCK fall time	t _F	SCK2,SCK3,	1	_	10	ns	
SCK rise time	t _R	SCK4,SCK5, SCK6,SCK7		_	40	ns	

- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.
- See Hardware Manual for details.








■Bit setting: ESCR: SCES=0, ECCR: SCDE=1

(T_A: Recommended operating conditions, $V_{CC}5=5.0V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit	Remarks	
Faranietei	Syllibol	Fill Name	Conditions	Min	Max	Oilit	Remarks	
Serial clock cycle time	t _{SCYC}	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7		5t _{CPP}	_	ns		
SCK ↑ → SOT delay time	tsнovi	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7		-50	+50	ns		
Valid SIN → SCK ↓ setup time	t _{IVSLI}	SCK2,SCK3, SCK4,SCK5,	_	t _{CPP} +80	_	ns	Internal shift clock Mode:	
SCK ↓ → Valid SIN hold time	t _{SLIXI}	SCK6,SCK7, SIN2,SIN3, SIN4,SIN5, SIN6,SIN7		0	_	ns	C _L =80pF + 1 • TTL	
SOT → SCK ↓ delay time	t _{SOVLI}	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7		3t _{CPP} -70	_	ns		

- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.
- See Hardware Manual for details.






■Bit setting: ESCR: SCES=1, ECCR: SCDE=1

(T_A: Recommended operating conditions, $V_{CC}5=5.0V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit	Remarks
Parameter	Syllibol	Pili Name	Conditions	Min	Max	Unit	Remarks
Serial clock cycle time	t _{SCYC}	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7		5t _{CPP}	_	ns	
SCK ↓ → SOT delay time	tslovi	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7		-50	+50	ns	
Valid SIN → SCK ↑ setup time	t _{IVSHI}	SCK2,SCK3, SCK4,SCK5,	_	t _{CPP} +80	_	ns	Internal shift clock mode:
SCK ↑ → Valid SIN hold time	t _{SHIXI}	SCK6,SCK7, SIN2,SIN3, SIN4,SIN5, SIN6,SIN7		0	-	ns	C _L =80pF+1 • TTL
SOT → SCK ↑ delay time	tsovні	SCK2,SCK3, SCK4,SCK5, SCK6,SCK7, SOT2,SOT3, SOT4,SOT5, SOT6,SOT7		3t _{CPP} -70	_	ns	

- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.
- See Hardware Manual for details.






11.4.1.6 Timer input timing

(T_A: Recommended operating conditions, $V_{CC}5=5.0V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
Faranietei		r III Name	Conditions	Min	Max	Oilit	Remarks
Input pulse width	tтıwн, t⊤ıw∟	TIN0 to TIN3, TIN7 to TIN10, ICU0 to ICU11, FRCK0 to FRCK7, TIOA,TIOB, UDCAIN0 to 2, UDCBIN0 to 2, UDCZIN0 to 2	_	4t _{CPP}	_	ns	




Note:

The description can be applied to FRCK2 to 7, UDCAIN0 to 2, UDCBIN0 to 2, and UDCZIN0 to 2 as well.

11.4.1.7 Trigger input timing

(T_A : Recommended operating conditions, $V_{CC}5=5.0V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit	Remarks
raiailletei				Min	Max	Offic	
Input pulse width	t _{TRGH} ,	INT0 to INT15, ADTG, RX0, RX1, RX2	I	5t _{CPP}	-	ns	
				1	_	μs	At stop mode




Document Number: 002-04727 Rev. *B



11.4.1.8 NMI input timing

(T_A: Recommended operating conditions, V_{CC}5=5.0V \pm 10%, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit	Remarks
Farameter			Conditions	Min	Max		
Input pulse width	t _{NMIL}	NMIX	_	4t _{CPP}	_	ns	





11.4.1.9 Low voltage detection (External low-voltage detection)

(T_A: Recommended operating conditions, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin	Conditions	Value			Unit	Remarks	
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Ullit	Remarks	
Power supply voltage	V_{CC5}	VCC5	_	_	_	5.5	V	Microcontroller unit	
range	V _{CC} 3	VCC3	_	_	_	3.6	V	GDC unit	
Detection voltage	V_{DL}	VCC5	*1	3.9	4.1	4.3	V	When power-supply voltage falls at microcontroller unit and detection level is set initially	
		VCC3	*1	2.2	2.4	2.6	V	When power-supply voltage falls at GDC unit and detection level is set initially	
Hysteresis width	V _{HYS}	VCC5/ VCC3	_	-	-	125	mV	When power-supply voltage rises	
Low voltage detection time	Td	_	_	_	_	30	μs		
Power supply voltage fluctuation rate	_	VCC5, VCC3	_	-2	-	2	V/ms	*2	

^{*1:} If the fluctuation of the power supply is faster than the low voltage detection time(Td), there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

Document Number: 002-04727 Rev. *B Page 144 of 174

^{*2:} In order to perform the low-voltage detection at the detection voltage (V_{DL}), be sure to suppress fluctuation of the power supply voltage within the limits of the power supply voltage fluctuation rate.



11.4.1.10 Low voltage detection (Internal low-voltage detection)

(T_A: Recommended operating conditions, V_{SS}=AV_{SS}=0.0V)

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
raiametei	Syllibol	Name	Conditions	Min	Тур	Max	Oilit	Remarks	
Power supply voltage range	V _{RDP5}		_	_	_	1.3	٧		
Detection voltage	V_{RDL}	vcc	*	0.8	0.9	1.0	٧	When power-supply voltage falls	
Hysteresis width	V _{RHYS}		_	_	_	50	mV	When power-supply voltage rises	
Low voltage detection time	Td	_	_	_	_	30	μs		

^{*:} If the fluctuation of the power supply is faster than the low voltage detection time(Td), there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.


Document Number: 002-04727 Rev. *B Page 145 of 174



11.4.1.11 High current output slew rate

(T_A: Recommended operating conditions, $V_{CC}5=AV_{CC}5=5.0V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
Farameter	Symbol	Pili Naille	Conditions	Min	Тур	Max	Oiil	Remarks
Output rise /fall time	t _{R2} , t _{F2}	P060 to P067, P070 to P077, P080 to P087	_	15	_	100	ns	load capacitance 85pF





11.4.1.12 External memory interface

Memory Controller

(T_A: Recommended operating conditions, $V_{CC}3=3.3V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit	Remarks
raiailletei	Syllibol	riii Naiile	Conditions	Min	Max	Ollit	Remarks
Chip Select delay time	+	MEM_XCS0,		_	18	ns	*1
Chip Select delay time	t _{cso}	MEM_XCS1		_	14	ns	*2
Address delay time	t _{ao}	MEM_EA[24:0]		_	18	ns	*1
Address delay time	^L ao	IVIEIVI_EA[24.0]		_	14	ns	*2
Data output delay time	t _{do}			_	18	ns	*1
Data output delay time	L do			_	17	ns	*2
Data output → HiZ time	t _{doz}			_	18	ns	*1
Data output → Filz time	^L doz			_	17	ns	*2
NOR Flash data setup time	+ .			20	_	ns	*1
NON Flash data setup time	t _{dsr}	MEM_ED[15:0]	12pF/10mA	11	_	ns	*2
NOR Flash data hold time	t	IVILIVI_LD[13.0]	12pi / TolliA	0	_	ns	*1
NON I lasti data fiold time	t _{dhr}			0	_	ns	*2
NOR Flash page Read	+ .			20	_	ns	*1
data setup time	t _{dsp}			8.5	_	ns	*2
NOR Flash page Read	+			0	_	ns	*1
data hold time	t _{dhp}			0	_	ns	*2
XRD delay time	+ .	MEM_XRD		_	18	ns	*1
AND delay liftle	t _{rdo}	INITINITYUD		_	14	ns	*2
YMP delay time		MEM VIVID		_	18	ns	*1
XWR delay time	t _{wro}	MEM_XWR		_	14	ns	*2

Output delay is reference clock is an internal clock. The reference clock of MEM_RDY is an internal clock.


Document Number: 002-04727 Rev. *B

^{*1:} MB91F591/2/4/6/7/9

^{*2:} MB91F59A/B




■NOR Flash read timing






■NOR Flash write timing



■NOR Flash Page read timing






HS-SPI

(T_A: Recommended operating conditions, $V_{CC}3=3.3V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Conditions	Value	9	Unit	Remarks
raiailietei	Syllibol	Fili Name	Conditions	Min	Max	Offic	itelliai ks
Serial clock cycle	tscycm	SPI_CLK		25		ns	RTM=1, Mode=0,1,3
time	SCYCIVI	01 1_021		50			Other than those above
Valid CS → CLK start time (mode0/mode2)	t _{OSLSK02}			1.5×t _{SCYCM} -5	_	ns	
Valid CS → CLK start time (mode1/mode3)	toslsk13	SPI_CLK, SPI_CS0, SPI_CS1,	C _L =12pF	t _{SCYCM} -5	_	ns	
CLK end → Invalid CS time (mode0/mode2)	t _{OSKSL02}	SPI_CS2, SPI_CS3	S2, (When drive	t _{SCYCM} -3	_	ns	
CLK end → Invalid CS time (mode1/mode3)	t _{OSKSL13}		1		1.5×t _{SCYCM} -3	_	ns
SIO data output time	t _{OSDAT}	SPI_CLK,		-3	5	ns	
SIO setup	t	SPI_SIO0, SPI_SIO1, SPI_SIO2,	1,	7	_	ns	RTM=1 and Mode=0,1,3
SIO setup	SPI_SIO2, SPI_SIO3		14	_	ns	Other than those above	
SIO hold	t _{SDHOLD}			0.5xt _{SCYCM}	_	ns	







11.4.1.13 GDC display signal

Clock

AC timing of video interface clock signal

(T_A: Recommended operating conditions, $V_{CC}3=3.3V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter	Symbol	Pin Name	Value		Unit	Remarks	
rarameter	Min		Min	Max	Offic	Nemarks	
DCLKI frequency	Fdclki0		_	54	MHz		
DCLKI "H"width	Thdclki0	DCLKI	18	_	ns		
DCLKI "L"width	Tldclki0		18	_	ns		
DCLK frequency	Tldclk0	DCLK (internal)	_	54	MHz	*1	
DCLKO frequency	Fdclko0	DCLKO	1	54	MHz	*2	

^{*1:} The internal display clock of PLL synchronous mode is generated with internal PLL of display clock prescaler.


Apply only DCLKI synchronous mode. (reference clock= DCLKI)

• AC timing of video interface input signal

(T_A : Recommended operating conditions, $V_{CC}3=3.3V \pm 10\%$, $V_{SS}=AV_{SS}=0.0V$)

Parameter Symbol		Pin Name	Value			Unit	Remarks
Parameter	Syllibol	FIII Name	Min	Тур	Max	Offic	Keiliaiks
HSYNC input setup time	Tshsync0	HSYNC(i)	4	_	_	ns	
HSYNC input hold time	Thhsync0	HSTNC(I)	1	_	_	ns	
VSYNC input pulse width	Twvsync0	VSYNC(i)	1	_	-	HSYNC	

■Display input signal timing



Document Number: 002-04727 Rev. *B Page 152 of 174

^{*2:} DCLKI or PLL internal display clock is output.



AC Characteristics of Display Output Signal

■Clock Mode

There are multiple clock modes for display output clocks, as shown in Table 1. The AC timing parameters vary depending on modes. The AC timing parameters are specified for each mode.

Table 1. Clock Mode for Display Output

	Setting Reg	ister Bit Field		
DCM1		DCM3		Clock Mode Name
CKS	DCKed	DCKD	DCKinv	
0	0	0	0	Built-in PLL standard mode
0	0	0	1	Built-in PLL reverse edge mode
0	1	0	0	Connet he wood
0	1	0	1	Cannot be used.
0	0	Other than 0	0	Built-in PLL delay mode
0	0	Other than 0	1	Built-in PLL reverse edge and delay mode
0	1	Other than 0	0	Duilt in DLL both adds and dalay made
0	1	Other than 0	1	Built-in PLL both edge and delay mode
1	0	0	0	DCLKI input standard mode
1	0	0	1	DCLKI input reverse edge mode
1	1	0	0	
1	1	0	1]
1	0	Other than 0	0	Connet he wood
1	0	Other than 0	1	Cannot be used.
1	1	Other than 0	0	1
1	1	Other than 0	1	



■AC Timing Parameters

This section describes parameters used for AC timing specifications. Select whether you use the DCLKO reverse edge mode, depending on the use/non-use of delay mode.

When the delay mode is not used:

Use the DCLKO reverse edge mode when the external display device (TFT) receives the signal at the rising edge of DCLKO. Use the DCLKO standard mode when the external display device (TFT) receives the signal at the falling edge of DCLKO.

When the delay mode is used:


Use the DCLKO standard mode when the external display device (TFT) receives the signal at the rising edge of DCLKO. Use the DCLKO reverse edge mode when the external display device (TFT) receives the signal at the falling edge of DCLKO.

Note: Clock duty ratio when the clock frequency division ratio is even or odd

AC specifications use the half-cycle of the display output clock DCLKO as a parameter. In AC specifications, the first half-cycle is indicated as t_{dcyc} , and the second half-cycle is indicated as t_{dcyc} .

Note that clock duty ratio will not be 50%:50% when the clock frequency division ratio (specified in SC field of DCM1 register) is odd. If the clock frequency division ratio is odd, the first half-cycle t_{dcyc} f becomes different from the second half-cycle t_{dcyc} .

Figure 2. Clock Duty Ratio when the Clock Frequency Division Ratio is even or Odd






Built-in PLL reverse edge mode (DCM3.DCKinv=1)

Figure 3 shows the setup/hold definition when the external display device receives the signal at the rising edge of DCLKO.


Figure 3. Built-in PLL Reverse Edge Mode Setup/Hold Definition



Built-in PLL standard mode (DCM3.DCKinv=0)

Figure 4 shows the setup/hold definition when the external display device receives the signal at the falling edge of DCLKO.

Figure 4. Built-in PLL Standard Mode Setup/Hold Definition






Built-in PLL delay mode (DCM3.DCKinv=0)

Figure 5 shows the setup/hold definition when the external display device receives the signal at the rising edge of DCLKO. (Example: When frequency division ratio = 4)

Figure 5. Built-in PLL Delay Mode Setup/Hold Definition






Built-in PLL reverse edge and delay mode (DCM3.DCKinv=1)

Figure 6 shows the setup/hold definition when the external display device receives the signal at the falling edge of DCLKO. (Example: When frequency division ratio = 4)


Figure 6. Built-in PLL Reverse Edge and Delay Mode Setup/Hold Definition



Built-in PLL both edge and delay mode (DCM3.DCKinv=0)

Figure 7 shows the setup/hold definition when the external display device (TFT) receives the signal both at the rising edge and the falling edge of DCLKO. (Example: When frequency division ratio = 4) Although there are two sampling locations in both edge mode; one at the rising edge and the other at the falling edge, the values of setup/hold definition are same.

Figure 7. Built-in PLL Both Edge and Delay Mode Setup/Hold Definition





Setup/Hold Definition in Delay Mode

The delay mode is a mode realized with DCLKO delay function, and it can provide delay to DCLKO signal output itself. This can be used when both the following conditions are satisfied.

- The internal PLL is used to generate DCLKO (CKS field of DCM register = 0)
- The frequency division ratio to the internal PLL of DCLKO is 2 or more (SC field of DCM register > 0)

The delay value is set as the unit for internal PLL clock by DCKD field of DCM3 register. The meanings of DCKD setting value are shown below.

When the internal PLL frequency division ratio = 2

<u> </u>						
DCKD	Delay					
000000	No additional delay					
000100	+1 PLL clock					

When the internal PLL frequency division ratio > 2

DCKD	Delay
000000	No additional delay
000010	+2 PLL clock
000100	+3 PLL clock
000110	+4 PLL clock
:	•
111110	+17 PLL clock

In delay mode, t_{dcyc f} and t_{dcyc l} are defined by the delay value above (e.g. "2" of "+2 PLL clock") as shown below.

 $t_{dcyc_f} = Delay \ value \times t_{pllcyc}$


 $t_{\text{dcyc_I}} = t_{\text{dcyc}} - t_{\text{dcyc_f}}$



DCLKI Input Standard Mode (DCM3.DCKinv=0)

Figure 8 shows the setup/hold definition when the external display device (TFT) receives the signal at the falling edge of DCLKO.


Figure 8. DCLKI Input Standard Mode Setup/Hold Definition



DCLKI Input Reverse Edge Mode (DCM3.DCKinv=1)

Figure 9 shows the setup/hold definition when the external display device (TFT) receives the signal at the rising edge of DCLKO.

Figure 9. DCLKI Input Reverse Edge Mode Setup/Hold Definition





■AC Timing Specifications

Parameter	Symbol	min.
Display clock cycle time	t _{dcyc}	18.5 ns

External Load Condition 50 pF

Parameter	Symbol	DCLKO Reference Edge	IO Drive capa	Remark	
raiailletei	Symbol	DOLKO Kelelelice Luge	10 mA	2 mA	INGIIIAIK
Setup time	t _{dosu}	neg, pos *1	t _{dcyc} _f - 8.5ns	t _{dcyc} _f - 10.2ns	
Hold time	t _{dohd}	-	t _{dcyc} l - 1.7ns	t _{dcyc} _I - 3.3ns	*2
		-	t _{dcyc} l - 3.2ns	t _{dcyc} _I - 5.1ns	*3

^{*1:} DCLKO reference edge: This is the reference clock edge for setup time and hold time.

Pos = The external display device receives the signal at the rising edge of DCLKO.

Neg = The external display device receives the signal at the falling edge of DCLKO.


Document Number: 002-04727 Rev. *B

^{*2:} Should be applied to RGB666.

^{*3:} Should be applied to RGB888.



Video Capture Input




Parameter Symbo		Pin Name	Value		Unit	Remarks
Farameter	Syllibol	riii Naiile	Min	Max	Offic	IVEIIIai NS
Capture input frequency	Fci	CCLK	_	81.0	MHz	
Capture input setup time	Tcisu	BIN7-2, GIN7-2, RIN7-2,	3.0	_	ns	
Capture input hold time	Tcihd	HSIN, VSIN, VIN7-0	0.0	_	ns	



11.4.1.14 GDC ommand trigger signal

Parameter	Symbol	Pin Name	Value		Unit	Remarks
Parameter	Syllibol		Min	Max	Unit	Remarks
Input trigger pulse width	Ttrg	CMDTRG	160	_	ns	





11.5 A/D Converter

11.5.1 Electrical Characteristics

(T_A: Recommended operating conditions, V_{CC}5=AV_{CC}5=5.0V \pm 10%, V_{SS}=AV_{SS}=0.0V)

Parameter Symbol		Pin Name Value			Unit	Remarks		
Faranietei	Syllibol	Fill Name	Min	Тур	Max	Ollit	Remarks	
Resolution	_	_	_	_	10	bit		
Total error	-	_	_	-	±3	LSB		
Non linearity error	-	_	_	_	±2.5	LSB		
Differential linearity error	_	_	_	_	±1.9	LSB		
Zero transition voltage	V _{OT}	AN0 to AN31	AV _{SS} - 1.5LSB	_	AV _{SS} + 2.5LSB	V	1LSB = (AV _{CC} - AV _{SS})	
Full-scale transition voltage	V _{FST}	AN0 to AN31	AVRH5 - 3.5LSB	_	AVRH5 + 0.5LSB	V	/1024	
Sampling time	t _{SMP}	_	1.2	_	_	μs	*1	
Compare time	t _{CMP}	_	1.8	_	_	μs	*1	
A/D conversion time	t _{CNV}	_	3.0	_	_	μs	*1	
Analog port input current	I _{AIN}	AN0 to AN31	-5	_	+5	μΑ	V _{AVSS} ≤ V _{AIN} ≤ V _{AVCC}	
Analog input voltage	V _{AIN}	AN0 to AN31	AV _{SS}	_	AVRH5	V		
Reference voltage	A_{VRH}	AVRH5	4.5	_	5.5	V	AVRH5 ≤ AV _{CC} 5	
Reference voltage	A _{VRL}	AVSS	_	0.0	_	V		
	I _A	AVCC	_	_	4.0	mA		
Power supply current	I _{AH}	AVCC	_	_	6.0	μΑ	*2	
	I_R	AVRH5	_	600	900	μΑ		
	I_{RH}	AVINIO	_	_	5	μΑ	*2	
Variation between channels	_	AN0 to AN31	_	_	4	LSB		

^{*1:} Time for each channel.

Note:

Be sure to use the clock with a frequency between 8MHz and 17MHz for the ADC compare clock in order to ensure its accuracy.

Document Number: 002-04727 Rev. *B Page 163 of 174

^{*2:} Power supply current ($V_{CC} = AV_{CC} = 5.0 \text{ V}$) is specified if A/D converter is not operating and CPU is stopped.



11.5.2 Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.

Non linearity error : Deviation of the actual conversion characteristics from a straight line that

connects the zero transition point ("00 0000 0000" \leftarrow \rightarrow "00 0000 0001") to the

full-scale transition point ("111111 1110" $\leftarrow \rightarrow$ "11 1111 1111").

Differential linearity


error

Deviation of the input voltage from the ideal value that is required to change the


output code by LSB.

Total error : Difference between the actual value and the theoretical value. The total error

includes zero transition error, full-scale transition error, and non linearity error.










11.5.3 Notes on Using A/D Converter

<About the output impedance of the analog input of external circuit>

• External impedance values of the external input of $4.2 \text{ k}\Omega$ or lower (sampling time = 1.2 \mus @ machine clock of 16 MHz) are recommended. When the external impedance is too high, the sampling time for analog voltages may not be sufficient. In this case, it is recommended to connect the capacitor (approx. 0.1 \muF) to the analog input pin.





11.6 Flash Memory

11.6.1 Electrical Characteristics

Parameter	Value			Unit	Remarks	
Parameter	Min	Тур	Max	Unit	Remarks	
	_	200	800	ms	8 Kbyte sector*1, excluding internal preprogramming time	
Sector erase time	_	300	1100	ms	8 Kbyte sector ¹ , including internal preprogramming time	
Sector erase time	_	400	2000	ms	64 Kbyte sector*1, excluding internal preprogramming time	
	_	700	3700	ms	64 Kbyte sector*1, including internal preprogramming time	
8-bit writing time	_	9	288	μs	Exclusive of overhead time at system level*1	
16-bit writing time	_	12	384	μs	Exclusive of overhead time at system level*1	
ECC writing time	_	9	288	μs	Exclusive of overhead time at system level*1	
Erase cycle*2/ Data retain time	1,000 cycles/ 20 years, 10,000 cycles/ 10 years, 100,000 cycles/ 5 years	_	_	_	Average T _A =+85°C ^{*3}	

^{*1}: The guaranteed value for erasure up to 100,000 cycles.

11.6.2 Notes

While the Flash memory is written or erased, shutdown of the external power (Vcc5) is prohibited.

In the application system where Vcc5 might be shut down while writing or erasing, be sure to turn the power off by using an external voltage detection function.

To put it concretely, after the external power supply voltage falls below the detection voltage (V_{DL}*), hold Vcc5 at 2.7V or more within the duration calculated by the following expression:

 $Td^{*}[\mu s] + (period of PCLK [\mu s] x 257) + 50 [\mu s]$

Document Number: 002-04727 Rev. *B Page 167 of 174

^{*2:} Number of erase cycles for each sector.

^{*3:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).

^{*:} See " AC Characteristics Low voltage detection (External low-voltage detection) "



12. Ordering Information


Part Number	Package ⁻¹
MB91F591BPMC-GSE1	
MB91F591BSPMC-GSE1	
MB91F591BHPMC-GSE1	
MB91F591BHSPMC-GSE1	
MB91F592BPMC-GSE1	
MB91F592BSPMC-GSE1	208-pin plastic LQFP
MB91F592BHPMC-GSE1	(LQR208)
MB91F592BHSPMC-GSE1	
MB91F594BPMC-GSE1	
MB91F594BSPMC-GSE1	
MB91F594BHPMC-GSE1	
MB91F594BHSPMC-GSE1	
MB91F59BCEQ-GSE1	208-pin plastic TEQFP
MB91F59BCHSEQ-GSE1	(LET208)
MB91F59ACPB-GSE1	
MB91F59ACSPB-GSE1	
MB91F59ACHPB-GSE1	
MB91F59ACHSPB-GSE1	320-Ball Grid Array Package
MB91F59BCPB-GSE1	(BYA320)
MB91F59BCSPB-GSE1	
MB91F59BCHPB-GSE1	
MB91F59BCHSPB-GSE1	

 $^{^{\}star 1}$: For details of the package, see "Package Dimensions ".



13. Package Dimensions

■Dimension of LQFP-208(LQR208)



SYMBOL	DIMENSIONS				
	MIN.	NOM.	MAX.		
Α	_		1.70		
A1	0.05	l	0.15		
b	0.17	0.22	0.27		
С	0.09		0.20		
D	30.00 BSC				
D1	28.00 BSC				
е	0.50 BSC				
E	30.00 BSC				
E1	28.00 BSC				
L	0.45	0.60	0.75		
L1	0.30	0.50	0.70		
θ	0°	_	8°		

NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.

ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.

TO BE DETERMINED AT SEATING PLANE C.

⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.

⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.

AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.

⚠DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S.) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.


⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.


A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.


002-15151 **


PACKAGE OUTLINE, 208 LEAD LQFP 28.0X28.0X1.7 MM LQR208 REV**

















SYMBOL	DI	MENSIO	N	
STWIBUL	MIN.	NOM.	MAX.	
Α	_	_	1.70	
A1	0.05		0.15	
A2	1.35	1.40	1.45	
D	30	0.00 BSC		
D1	28	3.00 BSC		
D2	9.	90 REF		
D3	8.71 REF			
E	30.00 BSC			
E 1	28.00 BSC			
E 2	9.90 REF			
E 3	8.71 REF			
R1	0.08			
R 2	0.08		0.20	
θ	0°	4°	8°	
С	0.12		0.20	
b	0.17	0.22	0.27	
L	0.45	0.60 0.75		
L 1	1.00 REF			
L 2	0.25			

0.50 BSC

NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.

⚠ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.

TO BE DETERMINED AT SEATING PLANE C.

⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
ALLOWABLE PROTRUSION IS 0,25mm PRE SIDE.
DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.

⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.

REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.

⚠ DIMENSION 5 DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 5 MAXIMUM BY MORE THAN 0,08mm, DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.

♠ XACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.


A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.


002-13651 *A


PACKAGE OUTLINE, 208 LEAD TEQFP 28.0X28.0X1.7 MM LET208 REV*A














SYM BOL	DIN	ENSION	S
SYMBOL	MIN.	NOM.	MAX.
Α	_	_	2.46
A1	0.35	0.35 —	
D	2	7.00 BSC	:
E	2	7.00 BSC	
D 1	24.00 BSC		
E 1	24.00 BSC		
MD	20		
ME	20		
n		320	
Фь	0.60	0.75	0.90
eD	1.27 BSC		
eE	1.27 BSC		
SD / SE	0.635		

NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONS AND TOLERANCES METHODS PER ASME Y14.5-2009. THIS OUTLINE CONFORMS TO JEP95, SECTION 4.5.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-010.
- 4. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME
- ⚠ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- \bigwedge "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- ⚠A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK.
 METALLIZED MARK INDENTATION OR OTHER MEANS.
- 9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 10. JEDEC SPECIFICATION NO. REF: N/A.

002-16414 **

PACKAGE OUTLINE, 320 BALL FBGA 27.00X27.00X2.46 MM BYA320 REV*



14. Major Changes

Spansion Publication Number: MB91590_DS705-00010

Page	Section	Change Results	
Revision 3	3.1		
-	-	Company name and layout design change	

See Supplementary Information as described in Document Definition.

NOTE: Please see "Document History" about later revised information.



Document History

Document Title: MB91590 Series FR Family FR81S 32-Bit Microcontroller

Document Number: 002-04727

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	NNAS	06/19/2015	Migrated to Cypress and assigned document number 002-04712. No change to document contents or format.
*A	5139796	NNAS	02/19/2016	Updated to Cypress format.
*B 5973870			12. Ordering Information [Improve] Updated "Ordering Information" [Improve] Delete *2: Under consideration	
	5973870	5973870 HMIZ 12/01/2017	13. Package Dimensions [Improve] Updated PKG figure for LQR208, LET208 and BYA320	
			Updated Sales page.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu

PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.