1 Characteristics

Symbol	Parar	Value	Unit			
Vpp	Peak pulse voltage IEC 61000-4-2: Contact discharge Air discharge		>30 >30	kV		
PPP	Peak pulse power	8/20µs	1200	W		
IPP	Peak pulse current 8/20µs		46	А		
T _{stg}	Storage junction temperature	-55 to + 150	°C			
Tj	Maximum operating junction	-55 to + 150				

Table 1: Absolute maximum ratings (T_{amb} = 25 °C)

Figure 2: Electrical characteristics (definitions)

Symbol	Parameter
V _{BR} =	Breakdown voltage
I _{RM} =	Leakage current at V_{RM}
V _{RM} =	Stand-off voltage
$V_{CL} =$	Clamping voltage
I _{PP} =	Peak pulse current
I _F =	Forward current
V _F =	Forward voltage
R_d =	Dynamic impedance
C _{line} =	Line capacitance






Table 2: Electrical characteristics (T_{amb} = 25 °C)

Symbol	Test condition	Min.	Тур.	Max.	Unit	
V _{BR}	I _R = 1 mA	15.6	16.4		V	
I _{RM}	V _{RM} = 15 V		<10	50	nA	
R _d	8/20 µs		0.15		Ω	
Vcl	I _{PP} = 46 A; 8/20 μs		24.4	26.5	V	
VF	I _F = 10 mA		0.75		V	



Characteristics (curves) 1.1 Figure 3: Peak power dissipation versus initial Figure 4: Peak pulse power versus exponential temperature (typical value) pulse duration (T_i initial = 25°C) (typical value) P_{PP}(W) P_{PP}(W) 1400 T_j initial = 25 °C , typical value 8/20 µs Typ. value 1200 1000 1000 800 600 100 400 200 т_ј (°С) 0 10 └─ 10 20 40 60 80 100 120 140 160 tp (µs) 100 1000





57

2 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

2.1 QFN 1610 package information




Table 3: QFN 1610 package mechanical data


	Dimensions					
Ref.	Millimeters		Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	0.51	0.55	0.60	0.0201	0.0217	0.0236
A1		0.02	0.05		0.0008	0.0020
b	0.75	0.80	0.85	0.0295	0.0315	0.0335
D		1.60			0.0630	
E		1.00			0.0394	
е		1.05			0.0413	
L	0.30	0.35	0.40	0.011	0.013	0.015


4/9




ESDA17P50-1U1M

Package information





Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.




Doc029464 Rev 2


57


3 Recommendation on PCB assembly

3.1 Stencil opening design

- 1. General recommendation on stencil opening design
 - a. Stencil opening dimensions: L (Length), W (Width), T (Thickness).
- 2. General design rule
 - a. Stencil thickness (T) = 75 ~ 125 μm
 - b. Aspect ratio = $\frac{W}{T} \ge 1.5$
 - c. Aspect area = $\frac{L \times W}{2T(L+W)} \ge 0.66$
- 3. Reference design
 - a. Stencil opening thickness: 100 µm
 - b. Stencil opening for leads: Opening to footprint ratio is 90%.







6/9

Doc029464 Rev 2



3.2 Solder paste

- 1. Use halide-free flux, qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during PCB movement.
- 4. Solder paste with fine particles: powder particle size is 20-45 μm.

3.3 Placement


- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of ± 0.05 mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

3.4 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is recommended, to avoid any tilt phenomena caused by asymmetrical solder paste due to solder flow away.

3.5 Reflow profile







Minimize air convection currents in the reflow oven to avoid component movement.



Doc029464 Rev 2

4 Ordering information




Figure 18: Ordering information scheme

Table 4: Ordering information

Order code	Marking ⁽¹⁾	Package	Weight	Base qty.	Delivery mode
ESDA17P50-1U1M	L	QFN 1610	2.4 mg	8000	Tape and reel

Notes:

⁽¹⁾The marking can be rotated by multiples of 90° to differentiate assembly location

5 Revision history

Table 5: Document revision history

Date	Revision	Changes
25-Jul-2016	1	Initial release.
19-Jul-2017	2	Updated Table 3: "QFN 1610 package mechanical data".



ESDA17P50-1U1M

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

