ADG604—SPECIFICATIONS

 $\textbf{DUAL SUPPLY}^{1} \quad (\textbf{V}_{DD} = +5 \ \textbf{V} \ \pm \ 10\%, \ \textbf{V}_{SS} = -5 \ \textbf{V} \ \pm \ 10\%, \ \textbf{GND} = 0 \ \textbf{V}. \ \textbf{All specifications} \ -40^{\circ} \textbf{C} \ to \ +125^{\circ} \textbf{C} \ unless \ otherwise \ noted.)$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V_{SS} to V_{DD}	V	
O. D. T	0.5			0.77	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On Resistance (R _{ON})	85 115	140	160	Ω Typ Ω Max	$V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA},$ Test Circuit 1
On Resistance Match Between	113	140	100	SZ IVIAX	Test Circuit I
Channels (ΔR_{ON})	2			ΩТур	$V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA}$
	4	5.5	6.5	Ω Max	5 , 5
On-Resistance Flatness (R _{FLAT(ON)})	25			ΩТур	$V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA}$
	40	55	60	Ω Max	
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.01			nA Typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V},$
	±0.1	± 0.25	± 4	nA Max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.01			nA Typ	$V_{S} = \pm 4.5 \text{ V}, V_{D} = \mp 4.5 \text{ V},$
Channel ON Lastras I. I. (ON)	±0.1	± 0.5	±8	nA Max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	±0.01 ±0.1	±0.5	±10	nA Typ nA Max	$V_S = V_D = \pm 4.5 \text{ V}$, Test Circuit 3
		±0.5	±10	III IVIAX	
DIGITAL INPUTS			2.4	77.74.	
Input High Voltage, V _{INH}			2.4	V Min V Max	
Input Low Voltage, V _{INL} Input Current			0.8	V Max	
I _{INL} or I _{INH}	0.005			μА Тур	$V_{IN} = V_{INL}$ or V_{INH}
TINL OF TINH	0.003		± 0.1	μΑ Max	VIN VINL OF VINH
C _{IN} , Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS					
Transition Time	70			ns Typ	$V_{S1} = +3 \text{ V}, V_{S4} = -3 \text{ V}, R_L = 300 \Omega,$
	100	120	150	ns Max	C _L = 35 pF, Test Circuit 4
t _{ON} Enable	80			ns Typ	$R_L = 300 \Omega, C_L = 35 pF$
	105	130	150	ns Max	$V_S = 3 V$, Test Circuit 6
t _{OFF} Enable	30			ns Typ	$R_L = 300 \Omega, C_L = 35 pF$
D IDC MIT DI	45	55	65	ns Max	$V_S = 3 \text{ V}$, Test Circuit 6
Break-Before-Make Time Delay, t_{BBM}	20		10	ns Typ ns Min	$R_L = 300 \Omega$, $C_L = 35 pF$, $V_{S1} = V_{S2} = 3 V$, Test Circuit 5
Charge Injection	-1		10	pC Typ	$V_{S1} - V_{S2} - 3V$, Test Circuit 3 $V_S = 0 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{nF}$, Test Circuit 7
Off Isolation				dB Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$,
	'5			ub Typ	Test Circuit 8
Channel-to-Channel Crosstalk	-70			dB Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$, Test Circuit 10
Bandwidth –3 dB	280			MHz Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9
C_{S} (OFF)	5			pF Typ	f = 1 MHz
C_D (OFF)	17			pF Typ	f = 1 MHz
$C_D, C_S(ON)$	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
I_{DD}	0.001			μА Тур	Digital Inputs = 0 V or 5.5 V
			1.0	μA Max	
Iss	0.001			μА Тур	Digital Inputs = $0 \text{ V or } 5.5 \text{ V}$
			1.0	μΑ Max	

NOTES

¹Y Version Temperature Range: -40°C to +125°C.

Specifications subject to change without notice.

 $\textbf{SINGLE SUPPLY}^{1} \ \, (\textit{V}_{DD} = 5 \ \textit{V} \ \pm \ 10\%, \, \textit{V}_{SS} = 0 \ \textit{V}, \, \textit{GND} = 0 \ \textit{V}. \, \, \textit{All specifications} \ -40^{\circ}\textrm{C} \ to \ +125^{\circ}\textrm{C} \ unless \ otherwise \ noted.)$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0~\mathrm{V}$ to V_{DD}	V	
					$V_{DD} = 4.5 \text{ V}, V_{SS} = 0 \text{ V}$
On Resistance (R _{ON})	210			ΩTyp	$V_S = 3.5 \text{ V}, I_S = -1 \text{ mA},$
	290	350	380	Ω Max	Test Circuit 1
On Resistance Match Between				0.77	W 05W 1 A
Channels (ΔR_{ON})	3	10	1.2	ΩТур	$V_S = 3.5 \text{ V}, I_S = -1 \text{ mA}$
		12	13	Ω Max	
LEAKAGE CURRENTS					$V_{\mathrm{DD}} = 5.5 \mathrm{V}$
Source OFF Leakage I _S (OFF)	±0.01			nA Typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V},$
	±0.1	± 0.25	± 4	nA Max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.01			nA Typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V},$
	±0.1	± 0.5	±8	nA Max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	±0.01		1.0	nA Typ	$V_S = V_D = 4.5 \text{ V/1 V},$
	±0.1	±0.5	10	nA Max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.4	V Min	
Input Low Voltage, V _{INL}			0.8	V Max	
Input Current					
I_{INL} or I_{INH}	0.005			μА Тур	$V_{IN} = V_{INL}$ or V_{INH}
			± 0.1	μA Max	
C _{IN} , Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS					
Transition Time	90			ns Typ	$V_{S1} = 3 \text{ V}, V_{S4} = 0 \text{ V}, R_L = 300 \Omega,$
	150	185	210	ns Max	$C_L = 35 \text{ pF}$, Test Circuit 4
t _{ON} Enable	105			ns Typ	$R_L = 300 \Omega, C_L = 35 pF$
- · · ·	150	190	220	ns Max	$V_S = 3 \text{ V}$, Test Circuit 6
t _{OFF} Enable	45	0.0	0.0	ns Typ	$R_L = 300 \Omega, C_L = 35 pF$
Donals Defense Males Times Delense	70	80	90	ns Max	$V_S = 3 \text{ V}$, Test Circuit 6
Break-Before-Make Time Delay, t _{BBM}	30		10	ns Typ ns Min	$R_L = 300 \Omega$, $C_L = 35 pF$, $V_{S1} = V_{S2} = 3 V$, Test Circuit 5
Charge Injection	0.3		10	pC Typ	$V_{S1} - V_{S2} - 3V$, Test Circuit 3 $V_{S} = 0 \text{ V}$, $R_{S} = 0 \Omega$, $C_{L} = 1 \text{ nF}$,
Charge injection	0.5			pc Typ	Test Circuit 7
Off Isolation	-65			dB Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$,
011 100 111011				uz 1jp	Test Circuit 8
Channel-to-Channel Crosstalk	-70			dB Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$,
				J.I	Test Circuit 10
Bandwidth -3 dB	250			MHz Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9
C_{S} (OFF)	5			pF Typ	f = 1 MHz
C_D (OFF)	17			pF Typ	f = 1 MHz
$C_D, C_S(ON)$	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS					V _{DD} = 5.5 V
Ç					Digital Inputs = 0 V or 5.5 V
$I_{ m DD}$	0.001			μА Тур	_ -
			1.0	μΑ Max	

NOTES

¹Y Version Temperature Range: −40°C to +125°C.

Specifications subject to change without notice.

REV. A -3-

ADG604—SPECIFICATIONS

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V_{DD}	V	
On Resistance (R _{ON})	380	420	460	Ω Τур	$V_{DD} = 2.7 \text{ V}, V_{SS} = 0 \text{ V}$ $V_{S} = 1.5 \text{ V}, I_{S} = -1 \text{ mA},$ Test Circuit 1
On Resistance Match Between Channels (ΔR_{ON})			5	ΩТур	$V_S = 1.5 \text{ V}, I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					$V_{\rm DD} = 3.3 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.01			nA Typ	$V_S = 1 \text{ V/3 V}, V_D = 3 \text{ V/1 V},$
	± 0.1	± 0.25	± 4	nA Max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	± 0.01			nA Typ	$V_S = 1 \text{ V/3 V}, V_D = 3 \text{ V/1 V},$
	± 0.1	± 0.5	±8	nA Max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	± 0.01			nA Typ	$V_S = V_D = 1 \text{ V/3 V},$
	±0.1	±0.5	±10	nA Max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V Min	
Input Low Voltage, V _{INL}			0.8	V Max	
Input Current					
I _{INL} or I _{INH}	0.005			μА Тур	$V_{IN} = V_{INL}$ or V_{INH}
			± 0.1	μA Max	
C _{IN} , Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS					
Transition Time	170			ns Typ	$V_{S1} = 2 \text{ V}, V_{S4} = 0 \text{ V}, R_L = 300 \Omega,$
	320	390	450	ns Max	$C_L = 35 \text{ pF}$, Test Circuit 4
t _{ON} Enable	180			ns Typ	$R_L = 300 \Omega, C_L = 35 pF$
	250	265	390	ns Max	$V_S = 2 \text{ V}$, Test Circuit 6
t _{OFF} Enable	100	205	225	ns Typ	$R_L = 300 \Omega, C_L = 35 pF$
	160	205	225	ns Max	$V_S = 2 \text{ V}$, Test Circuit 6
Break-Before-Make Time Delay, t _{BBM}	100		10	ns Typ	$R_L = 300 \Omega$, $C_L = 35 pF$,
Charge Injection	0.3		10	ns Min pC Typ	$V_{S1} = V_{S2} = 2 \text{ V}$, Test Circuit 5 $V_{S} = 0 \text{ V}$ to 3.3 V, $R_{S} = 0 \Omega$, $C_{L} = 1 \mu\text{F}$,
Charge injection	0.5			pc Typ	Test Circuit 7
Off Isolation	-65			dB Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$, Test Circuit 8
Channel-to-Channel Crosstalk	70			dB Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$, Test Circuit 10
Bandwidth –3 dB	250			MHz Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9
C_{S} (OFF)	5			pF Typ	f = 1 MHz
C_{D} (OFF)	17			pF Typ	f = 1 MHz
$C_D, C_S(ON)$	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS					V _{DD} = 3.3 V Digital Inputs = 0 V or 3.3 V
${ m I_{DD}}$	0.001			μА Тур	
	0.001		1.0	μΑ Max	

NOTES

 1Y Version Temperature Range: $-40^{\circ}C$ to $+125^{\circ}C.$

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS1

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

Junction Temperature)°C
TSSOP Package	
θ_{IA} Thermal Impedance 150°C	/W
$\theta_{\rm IC}$ Thermal Impedance	/W
Lead Temperature, Soldering (10 seconds) 300)°C
IR Reflow, Peak Temperature)°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at EN, A0, A1, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

PIN CONFIGURATION




Table I. Truth Table

A1	A0	EN	ON Switch
X	X	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG604 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. A -5-


TERMINOLOGY

 V_{DD} Most Positive Power Supply Potential V_{SS} Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be tied to ground at the device. **GND** Ground (0 V) Reference Positive Supply Current I_{DD} Negative Supply Current I_{SS} S Source Terminal. May be an input or output. D Drain Terminal. May be an input or output. Ohmic Resistance between D and S R_{ON} ΔR_{ON} On Resistance Match between any two channels, i.e., R_{ON} Max - R_{ON} Min Flatness is defined as the difference between the maximum and minimum value of On resistance as measured R_{FLAT(ON)} over the specified analog signal range. Source Leakage Current with the Switch "OFF" I_s (OFF) I_D (OFF) Drain Leakage Current with the Switch "OFF" I_D , I_S (ON) Channel Leakage Current with the Switch "ON" V_D, V_S Analog Voltage on Terminals D, S Maximum Input Voltage for Logic "0" V_{INL} V_{INH} Minimum Input Voltage for Logic "1" I_{INL} (I_{INH}) Input Current of the Digital Input C_S (OFF) Channel Input Capacitance for "OFF" Condition C_D (OFF) Channel Output Capacitance for "OFF" Condition $C_D, C_S(ON)$ "On" Switch Capacitance Digital Input Capacitance C_{IN} ton (EN) Delay time between the 50% and 90% points of the digital input and switch "ON" condition. Delay time between the 50% and 90% points of the digital input and switch "OFF" condition. t_{OFF} (EN) Delay time between the 50% and 90% points of the digital input and switch "ON" condition when switching **t**TRANSITION from one address state to another. "OFF" time or "ON" time measured between the 80% points of both switches, when switching from one address t_{BBM} state to another. A measure of the glitch impulse transferred from the digital input to the analog output during switching. Charge Injection A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Crosstalk


Off Isolation A measure of unwanted signal coupling through an "On" switch.

Bandwidth Frequency Response of the "On" Switch
Loss Due to the On Resistance of the Switch


Typical Performance Characteristics—ADG604




TPC 1. On Resistance vs. V_D (V_S), Dual Supply




TPC 2. On Resistance vs. V_D (V_S), Single Supply




TPC 3. On Resistance vs. V_D (V_S) for Different Temperatures, Dual Supply



TPC 4. On Resistance vs. V_D (V_S) for Different Temperatures, Single Supply




TPC 5. Leakage Currents vs. Temperature, Dual Supply




TPC 6. Leakage Currents vs. Temperature, Single Supply


REV. A -7-




TPC 7. Charge Injection vs. Source Voltage




TPC 8. t_{ON}/t_{OFF} Times vs. Temperature



TPC 9. Off Isolation vs. Frequency




TPC 10. Crosstalk vs. Frequency




TPC 11. On Response vs. Frequency


Test Circuits




Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage




Test Circuit 4. Switching Time of Multiplexer, t_{TRANSITION}




Test Circuit 5. Break-Before-Make Delay, t_{BBM}




Test Circuit 6. Enable Delay, t_{ON} (EN), t_{OFF} (EN)




Test Circuit 7. Charge Injection



Test Circuit 8. Off Isolation



Test Circuit 9. Bandwidth



Test Circuit 10. Channel-to-Channel Crosstalk

Data Sheet ADG604

OUTLINE DIMENSIONS




Figure 1. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADG604YRUZ	−40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG604YRUZ-REEL7	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14

¹ Z = RoHS Compliant Part.

REVISION HISTORY

7/2018-Rev. 0 to Rev. A

Changed Automotive Temperature Range: -40°C to +125°C to Temperature Range: -40°C to +125°C1 Deleted Note 2, Dual Supply Table; Renumbered Sequentially 2 Deleted Note 2, Single Supply Table; Renumbered Sequentially 3 Deleted Note 2, Single Supply Table; Renumbered Sequentially 4 Changed Operating Temperature Range, Automotive (Y Version) to Operating Temperature Range, (Y Version); Absolute Maximum Ratings Table5 Updated Outline Dimensions......11 Moved Ordering Guide11 Changes to Ordering Guide.....11

2/2002—Revision 0: Initial Version



Rev. A | Page 11 of 11

www.analog.com