# $\textbf{AD843-SPECIFICATIONS} \ (@\ T_A = +25^{\circ}\text{C} \ \text{and} \ \pm 15 \ \text{V} \ \text{dc}, \text{unless otherwise noted})$

Model	Conditions	Min	AD843J/A Typ	Max	Min	AD843K/I Typ	B Max	Min	AD843S Typ	Max	Units
INPUT OFFSET VOLTAGE <sup>1</sup> Offset Drift	$T_{MIN}$ - $T_{MAX}$		1.0 1.7 12	<b>2.0</b> 4.0		0.5 1.2 12	1.0 2.0 35		1.0 3.0 12	2.0 4.5	mV mV μV/°C
INPUT BIAS CURRENT	Initial ( $T_J$ = +25°C) Warmed-Up <sup>2</sup> $T_{MIN}$ - $T_{MAX}$		50 0.8	<b>2.5</b> 60/160		40 0.6	1.0 23/65		50 0.8	2.5 2600	pA nA nA
INPUT OFFSET CURRENT	Initial ( $T_J = +25^{\circ}C$ ) Warmed-Up <sup>2</sup> $T_{MIN}$ - $T_{MAX}$		30 0.25	1.0 23/64		20 0.2	<b>0.4</b> 9/26		30 0.25	1.0 1025	pA nA nA
INPUT CHARACTERISTICS Input Resistance Input Capacitance			10 <sup>10</sup> 6			10 <sup>10</sup> 6			10 <sup>10</sup> 6		Ω pF
INPUT VOLTAGE RANGE Common Mode		±10	+12, -13		±10	+12, -13		±10	+12, -13		v
COMMON-MODE REJECTION	$V_{CM} = \pm 10 \text{ V}$ $T_{MIN}$ - $T_{MAX}$	<b>60</b> 60	72 72		70 68	76 76		60 60	72 72		dB dB
INPUT VOLTAGE NOISE Wideband Noise	f = 10 kHz 10 Hz to 10 MHz		19 60			19 60			19 60		nV/√Hz μV rms
OPEN LOOP GAIN	$V_{O} = \pm 10 \text{ V}$ $R_{LOAD} \ge 500 \Omega$ $T_{MIN}^{-}T_{MAX}$	15 10	25 20		20 10	30 25		15 10	30 25		V/mV V/mV
OUTPUT CHARACTERISTICS Voltage	$R_{LOAD} \ge 500 \ \Omega$	±10	+11.5, -12.6		±10	+11.5, -12.6		±10	+11.5, -12.6		v
Current Output Resistance	$V_{OUT} = \pm 10 \text{ V}$ Open Loop	50	12		50	12		50	12		mA Ω
FREQUENCY RESPONSE Unity Gain Bandwidth Full Power Bandwidth <sup>3</sup> Rise Time Overshoot Slew Rate Settling Time	$\begin{aligned} &V_{OUT} = 90 \text{ mV p-p} \\ &V_{O} = 20 \text{ V p-p} \\ &R1 \geq 500 \Omega \\ &A_{VCL} = -1 \\ &A_{VCL} = -1 \\ &A_{VCL} = -1 \\ &10 \text{ V Step} \end{aligned}$	2.5	34 3.9 10 15 250		2.5	34 3.9 10 15 250		2.5 160	34 3.9 10 15 250		MHz MHz ns % V/µs
Overdrive Recovery  Differential Gain  Differential Phase	$\begin{aligned} &A_{VCL} = -1 \\ &\text{to } 0.1\% \\ &\text{to } 0.01\% \\ &-\text{Overdrive} \\ &+\text{Overdrive} \\ &\text{f} = 4.4 \text{ MHz} \\ &\text{f} = 4.4 \text{ MHz} \end{aligned}$		95 135 200 700 0.025 0.025			95 135 200 700 0.025 0.025			95 135 200 700 0.025 0.025		ns ns ns ns % Degree
POWER SUPPLY Rated Performance Operating Range Quiescent Current	${ m T_{MIN} ext{-}T_{MAX}}$	±4.5	±15 12 12.3	±18 13 14	±4.5	±15 12 12.3	±18 13 14	±4.5	±15 12 12.5	±18 13 16	V V mA mA
Rejection Ratio Rejection Ratio	$\pm 5$ V to $\pm 18$ V $T_{MIN}$ - $T_{MAX}$	<b>65</b> 62	76 76		70 68	80 80		65 62	76 76		dB dB
TEMPERATURE RANGE Operating, Rated Performance Commercial (0°C to +70°C) Industrial (-40°C to +85°C) Military (-55°C to +125°C) <sup>4</sup>			)843J )843A		AD843K AD843B		AD843S				
PACKAGE OPTIONS Plastic (N-8) Cerdip (Q-8) Metal Can (H-12A) LCC (E-20A) SOIC (R-16) Tape & Reel Chips		AD843JN AD843AQ AD843JR-16 AD843JR-16-REEL AD843JR-16-REEL7 AD843JCHIPS			AD843KN AD843BQ AD843BH			AD843SQ, AD843SQ/883B AD843SH, AD843SH/883B AD843SE/883B AD843SCHIPS			

#### NOTES

Specifications subject to change without notice.

Specifications in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed although only those shown in **boldface** are tested on all production units.

#### ABSOLUTE MAXIMUM RATINGS1

Supply Voltage
Internal Power Dissipation <sup>2</sup>
Plastic Package
Cerdip Package
12-Pin Header Package 1.80 Watts
16-Pin SOIC Package 1.50 Watts
20-Pin LCC Package 1.00 Watt
Input Voltage $\pm V_S$
Output Short Circuit Duration Indefinite
Differential Input Voltage +V <sub>S</sub> and -V <sub>S</sub>
Storage Temperature Range (N, R)65°C to +125°C
Storage Temperature Range (Q, H, E)65°C to +150°C
Operating Temperature Range
AD843J/R 0°C to +70°C
AD843A/B40°C to +85°C
AD843S55°C to +125°C
Lead Temperature Range (Soldering 60 sec) +300°C
ESD Rating 500 V


#### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $^28\text{-Pin}$  Plastic Package:  $\theta_{JA}=100^\circ\text{C/Watt}$  8-Pin Cerdip Package:  $\theta_{JA}=110^\circ\text{C/Watt}$  12-Pin Header Package:  $\theta_{JA}=80^\circ\text{C/Watt}$  16-Pin SOIC Package:  $\theta_{JA}=100^\circ\text{C/Watt}$  20-Pin LCC Package:  $\theta_{JA}=150^\circ\text{C/Watt}$ 

#### METALIZATION PHOTOGRAPH

Contact factory for latest dimensions. Dimensions shown in inches and (mm).



SUBSTRATE CONNECTED TO + Vs

<sup>&</sup>lt;sup>1</sup>Standard Military Drawings Available: 5962-9098001M2A (SE/883B), 5962-9098001MXA (SH/883B), 5962-9098001MPA (SQ/883B).

 $<sup>^2</sup>Specifications$  are guaranteed after 5 minutes at  $T_{\rm A}$  = +25°C.

 $<sup>^{3}</sup>$ Full power bandwidth = Slew Rate/2  $\pi$ V peak.

 $<sup>^4</sup>$ All "S" grade  $T_{MIN}$ - $T_{MAX}$  specifications are tested with automatic test equipment at  $T_A$  = -55°C and  $T_A$  = +125°C.

## **AD843-Typical Characteristics**




Figure 1. Input Voltage Range vs. Supply Voltage




Figure 2. Output Voltage Swing vs. Supply Voltage




Figure 3. Output Voltage Swing vs. Load Resistance




Figure 4. Quiescent Current vs. Supply Voltage




Figure 5. Input Bias Current vs. Junction Temperature




Figure 6. Output Impedance vs. Frequency




Figure 7. Input Bias Current vs. Common Mode Voltage




Figure 8. Short Circuit Current Limit vs. Junction Temperature  $(T_J)$ 




Figure 9. Gain Bandwidth Product vs. Temperature




Figure 10. Open Loop Gain and Phase Margin vs. Frequency




Figure 11. Open Loop Gain vs. Supply Voltage




Figure 12. Power Supply Rejection vs. Frequency




Figure 13. Common Mode Rejection vs. Frequency




Figure 14. Large Signal Frequency Response




Figure 15. Output Swing and Error vs. Settling Time




Figure 16. Harmonic Distortion vs. Frequency




Figure 17. Input Noise Voltage Spectral Density





Figure 18. Slew Rate vs. Temperature

## **AD843**—Typical Characteristics



SQUARE WAVE INPUT

1 kΩ

2 2 μF

2 2 μF

49 9kΩ

3 + 4

0.1 μF

2 2 μF

2 2 μF

499Ω

INCLUDES 10pF
SCOPE PROBE CAPACITANCE






Figure 19. Open Loop Gain vs. Resistive Load

Figure 20a. Inverting Amplifier Connection

Figure 20b. Inverter Large Signal Pulse Response.  $C_F = 0$ ,  $C_L = 10$  pF










Figure 20c. Inverter Small Signal Pulse Response.  $C_F = 0$ ,  $C_L = 10$  pF

Figure 20d. Inverter Large Signal Pulse Response.  $C_F = 5$  pF,  $C_L = 110$  pF

Figure 20e. Inverter Small Signal Pulse Response.  $C_F = 5$  pF,  $C_L = 110$  pF








Figure 21b. Inserter Cap Load Large Signal Pulse Response.  $C_F = 15 \text{ pF}, C_L = 410 \text{ pF}$ 




Figure 21c. Inverter Cap Load Small Signal Pulse Response.  $C_F = 15 \text{ pF}, C_L = 410 \text{ pF}$ 




Figure 22a. Unity Gain Buffer Amplifier




Figure 22b. Buffer Large Signal Pulse Response.  $C_L = 10 \text{ pF}$ 




Figure 22c. Buffer Small Signal Pulse Response.  $C_L = 10 \text{ pF}$ 




Figure 23a. Unity Gain Buffer Circuit for Driving Capacitive Loads




Figure 23b. Buffer Cap Load Large Signal Pulse Response.  $C_F = 33 \text{ pF}, C_L = 10 \text{ pF}$ 




Figure 23c. Buffer Cap Load Small Signal Pulse Response.  $C_F = 33$  pF,  $C_L = 10$  pF




Figure 23d. Buffer Cap Load Large Signal Pulse Response.  $C_F = 33 \text{ pF}, C_L = 110 \text{ pF}$ 




Figure 23e. Buffer Cap Load Small Signal Pulse Response.  $C_F = 33 \text{ pF}, C_L = 110 \text{ pF}$ 

### **AD843**

#### GROUNDING AND BYPASSING

Like most high bandwidth amplifiers, the AD843 is sensitive to capacitive loading. Although it will drive capacitive loads up to 20 pF without degradation of its rated performance, both an increased capacitive load drive capability and a "cleaner" (nonringing) pulse response can be obtained from the AD843 by using the circuits illustrated in Figures 20 to 23. The addition of a 5 pF feedback capacitor to the unity gain inverter connection (Figure 20a) substantially reduces the circuit's overshoot, even when it is driving a 110 pF load. This can be seen by comparing the waveforms of Figures 20b through 20e. To drive capacitive loads greater than 100 pF, the load should be decoupled from the amplifier's output by a 10  $\Omega$  resistor and the feedback capacitor, C<sub>F</sub>, should be connected directly between the amplifier's output and its inverting input (Figure 21a). When using a 15 pF feedback capacitor, this circuit can drive 400 pF with less than 20% overshoot, as illustrated in Figures 21b and 21c. Increasing capacitor C<sub>F</sub> to 47 pF also increases the capacitance drive capability to 1000 pF, at the expense of a 10:1 reduction in bandwidth compared with the simple unity gain inverter circuit of Figure 20a.

Unity gain voltage followers (buffers) are more sensitive to capacitive loads than are inverting amplifiers because there is no attenuation of the feedback signal. The AD843 can drive 10 pF to 20 pF when connected in the basic unity gain buffer circuit of Figure 22a.

The 1 k $\Omega$  resistor in series with the AD843's noninverting input serves two functions: first, together with the amplifier's input capacitance, it forms a low-pass filter which slows down the actual signal seen by the AD843. This helps reduce ringing on the amplifier's output voltage. The resistor's second function is to limit the current into the amplifier when the differential input voltage exceeds the total supply voltage.

The AD843 will deliver a much "cleaner" pulse response when connected in the somewhat more elaborate follower circuit of Figure 23a. Note the reduced overshoot in Figure 23b and 23c as compared to Figures 22b and 22c.

For maximum bandwidth, in most applications, input and feedback resistors used with the AD843 should have resistance values equal to or less than 1.5 k $\Omega$ . Even with these low resistance values, the resultant RC time constant formed between them and stray circuit capacitances is large enough to cause peaking in the amplifier's response. Adding a small capacitor,  $C_F$ , as shown in Figures 20a to 23a will reduce this peaking and flatten the overall frequency response.  $C_F$  will normally be less than 10 pF in value.

The AD843 can drive resistive loads over the range of 500  $\Omega$  to  $\infty$  with no change in dynamic response. While a 499  $\Omega$  load was used in the circuits of Figures 20-23, the performance of these circuits will be essentially the same even if this load is removed or changed to some other value, such as  $2~k\Omega$ .

To obtain the "cleanest" possible transient response when driving heavy capacitive loads, be sure to connect bypass capacitors directly between the power supply pins of the AD843 and ground as outlined in "grounding and bypassing."

#### GROUNDING AND BYPASSING

In designing practical circuits using the AD843, the user must keep in mind that some special precautions are needed when dealing with high frequency signals. Circuits must be wired using short interconnect leads. Ground planes should be used whenever possible to provide both a low resistance, low inductance circuit path and to minimize the effects of high frequency coupling. IC sockets should be avoided, since their increased interlead capacitance can degrade the bandwidth of the device.

Power supply leads should be bypassed to ground as close as possible to the pins of the amplifier. Again, the component leads should be kept very short. As shown in Figure 24, a parallel combination of a 2.2  $\mu F$  tantalum and a 0.1  $\mu F$  ceramic disc capacitor is recommended.





Figure 24. Recommended Power Supply Bypassing for the AD843 (DIP Pinout)

#### **USING A HEAT SINK**

The AD843 consumes less quiescent power than most precision high speed amplifiers and is specified to operate without using a heat sink. However, when driving low impedance loads, the current applied to the load can be 4 to 5 times greater than the quiescent current. This will produce a noticeable temperature rise, which will increase input bias currents. The use of a small heat sink, such as the Mouser Electronics #33HS008 is recommended.



Offset Null Configuration (DIP Pinout)

–8– REV. D

#### SAMPLE-AND-HOLD AMPLIFIER CIRCUITS

#### A Fast Switching Sample & Hold Circuit

A sample-and-hold circuit possessing short acquisition time and low aperture delay can be built using an AD843 and discrete JFET switches. The circuit of Figure 25 employs five n-channel JFETs (with turn-on times of 35 ns) and an AD843 op amp (which can settle to 0.01% in 135 ns). The circuit has an aperture delay time of 50 ns and an acquisition time of 1 µs or less.

This circuit is based on a noninverting open loop architecture, using a differential hold capacitor to reduce the effects of pedestal error. The charge that is removed from CH1 by Q2 and Q3 is offset by the charge removed from CH2 by Q4 and Q5. This circuit can tolerate low hold capacitor values (approximately 100 pF), which improve acquisition time, due to the small gate-to-drain capacitance of the discrete JFETs. Although pedestal error will vary with input signal level, making trimming more difficult, the circuit has the advantages of high bandwidth and short acquisition times. In addition, it will exhibit some nonlinearity because both amplifiers are operating with a common-mode input. Amplifier A2, however, contributes less than 0.025% linearity error, due to its 72 dB common-mode rejection ratio.

To make sure the circuit accommodates a wide  $\pm 10$  V input range, the gates of the JFETs must be connected to a potential near the -15 V supply. The level-shift circuitry (diode D3, PNP transistor Q7, and NPN transistor Q6) shifts the TTL level S/H command to provide for an adequate pinch-off voltage for the JFET switches over the full input voltage range.

The JFETs Q2, Q3, Q4 and Q5 across the two hold capacitors ensure signal acquisition for all conditions of  $V_{\rm IN}$  and  $V_{\rm OUT}$  when the circuit switches from the sample to the hold mode. Transistor Q1 provides an extra stage of isolation between the output of amplifier A1 and the hold capacitor CH1.

When selecting capacitors for use in a sample-and-hold circuit, the designer should choose those types with low dielectric absorption and low temperature coefficients. Silvered-mica capacitors exhibit low (0 to 100 ppm/°C) temperature coefficients and will still work in temperatures exceeding 200°C. It is also recommend that the user test the chosen capacitor to insure that its value closely matches that printed on it since not all capacitors are fully tested by their manufacturers for absolute tolerance.




Figure 25. A Fast Switching Sample-and-Hold Amplifier

#### A PING-PONG S/H AMPLIFIER

For improved throughput over the circuit of Figure 25, a "ping-pong" architecture may be used. A ping-pong circuit overcomes some of the problems associated with high speed S/H amplifiers by allowing the use of a larger hold capacitor for a given sample rate: this will reduce the associated feedthrough, droop and pedestal errors.

Figure 26 illustrates a simple, four-chip ping-pong sample-and-hold amplifier circuit. This design increases throughput by using one channel to acquire a new sample while another channel holds the previous sample. Instead of having to reacquire the signal when switching from hold to sample mode, it alternately connects the outputs from Channel 1 or from Channel 2 to the A/D converter. In this case, the throughput is the slew rate and settling time of the output amplifiers, A2 and A3.

A high speed CB amplifier, A1, follows the input signal. U1, a dual wideband "T" switch, connects the input buffer amp to one of the two output amplifiers while selecting the complementary amplifier to drive the A/D input. For example, when "select" is at logic high, A1 drives CH1, A2 tracks the input signal and the output of A3 is connected to the input of the A/D converter. At the same time, A3 holds an analog value and its output is connected to the input of the A/D converter. When the select command goes to logic LOW, the two output amplifiers alternate functions.

Since the input to the A/D converter is the alternated "held" outputs from A1 and A2, the offset voltage mismatch of the two amplifiers will show up as nonlinearity and, therefore, distortion in the output signal. To minimize this, potentiometers can be used to adjust the offsets of the output amplifiers until they are

## **AD843**

equal. Alternatively, an autocalibration circuit using two  $\mathrm{D/A}$  converters can be employed. This can also be used to calibrate out the effects of offset voltage drift over temperature.

The switch choice, for U1s, is critical in this type of design. The DG542 utilizes "T" switching techniques on each channel for exceptionally low crosstalk and for high isolation. The part fur-

ther improves these specifications by using ground pins between the signal pins. With an input frequency of 5 MHz, crosstalk and isolation are -85 dB and -75 dB, respectively. A limitation of this switch is that it operates from a maximum -5 V negative supply, making bipolar operation more difficult. It is recommended that amplifiers A1, A2 and A3 operate from the same -5 V supply to minimize any potential latch-up problems.




Figure 26. A Ping-Pong Sample-and-Hold Amplifier




Figure 27. Settling Time Test Circuit

#### **MEASURING AD843 SETTLING TIME**

Figure 28 shows the dynamic response of the AD843 while operating in the settling time test circuit of Figure 27. The input of the settling time fixture is driven by a flat-top pulse generator. The error signal output from A1, the AD843 under test, is amplified by op amp A2 and then clamped by two high speed Schottky diodes.




Figure 28. Settling Characteristics: +10 V to 0 V Step. Upper Trace: Amplified Error Voltage (0.01%/Div) Lower Trace: Output of AD843 Under Test (5 V/Div)


The error signal is clamped to prevent it from greatly overloading the oscilloscope preamp. A Tektronix oscilloscope preamp type 7A26 was chosen because it will recover from the approximately 0.4 volt overload, quickly enough to allow accurate measurement of the AD843's 135 ns settling time. Amplifier A2 is a very high speed op amp; it provides a voltage gain of 10, providing a total gain of 5 from the error signal to the oscilloscope input.

#### A FAST PEAK DETECTOR CIRCUIT

The peak detector circuit of Figure 29, can accurately capture the amplitude of input pulses as narrow as 200 ns and can hold their value with a droop rate of less than 20  $\mu V/\mu s$ . This circuit will capture the peak value of positive polarity waveforms; to detect negative peaks, simply reverse the polarity of the two diodes.


The high bandwidth and 200 V/µs slew rate of amplifier A2, an AD843, allows the detector's output to "keep up" with its input thus minimizing overshoot. The low (<1 nA) input current of the AD843 ensures that the droop rate is limited only by the reverse leakage of diode D2, which is typically <10 nA for the type shown. The low droop rate is apparent in Figure 30. The

detector's output (top trace) loses slightly over a volt of the 8 volt peak input value (bottom trace) in 75 ms, or a rate of approximately  $16 \,\mu V/\mu s$ .



TOP TRACE: PEAK DETECTOR OUTPUT BOTTOM TRACE: INPUT, 8V PEAK @ 125Hz

Figure 30. Peak Detector Response to 125 Hz Pulse Train



TOP TRACE: PEAK DETECTOR OUTPUT, 8V BOTTOM TRACE: INPUT VOLTAGE, 8V PEAK, 650ns PULSE WIDTH

Figure 31. Peak Capture Time

Amplifier A1, an AD847, can drive 680 pF hold capacitor,  $C_P$ , fast enough to "catch-up" with the next peak in 100 ns and still settle to the new value in 250 ns, as illustrated in Figure 31. *Reducing* the value of capacitor  $C_P$  to 100 pF will maximize the speed of this circuit at the expense of increased overshoot and droop. Since the AD847 can drive an arbitrarily large value of capacitance,  $C_P$  can be *increased* to reduce droop, at the expense of response time.






Figure 29. A Fast Peak Detector Circuit

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).






(H-12A)

0.025
(0.64)
0.375
0.55 (14)
0.65
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(15.24)
0.008
(10.29)
1
0.018
0.018

TO—8 STYLE CAN
PINS ARE GOLD PLATED

BOTTOM VIEW

TO-8 Package



16-Pin SOIC Package

### LCC Package (E-20A)

