Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package mechanical data	9
5	Packaging mechanical data1	3
6	Revision history1	5



1

Electrical ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	600	V
V _{GS}	Gate-source voltage	± 25	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	19.5	A
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	11.7	A
I _{DM} ^{(1),(2)}	Drain current (pulsed)	78	A
I _D ⁽³⁾	Drain current (continuous) at T _{amb} = 25 °C	2.75	A
I _D ⁽³⁾	Drain current (continuous) at T _{amb} = 100 °C	1.75	А
I _{DM} ^{(2),(3)}	Drain current (pulsed)	11	А
P _{TOT} ⁽¹⁾	Total dissipation at $T_c = 25 \text{ °C}$	150	W
P _{TOT} ⁽³⁾	Total dissipation at T _{amb} = 25 °C	3	W
I _{AR}	Avalanche current, repetitive or not- repetitive (pulse width limited by T _j max)	9	А
E _{AS}	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 50 \text{ V}$)	700	mJ
dv/dt ⁽⁴⁾	Peak diode recovery voltage slope	40	V/ns
T _{stg}	Storage temperature	- 55 to 150	°C
Тj	Max. operating junction temperature	150	°C

Table 2. Absolute maximum ratings

1. The value is rated according to $\mathsf{R}_{thj\text{-}case}$

2. Pulse width limited by safe operating area.

3. When mounted on FR-4 board of inch², 2oz Cu.

4. $I_{SD} \le 19.5 \text{ A}, \text{ di/dt} \le 600 \text{ A/}\mu\text{s}, \text{V}_{DD} = 80\% \text{ V}_{(BR)DSS}, \text{V}_{DS(peak)} < \text{V}_{(BR)DSS}$

Table 3. Thermal data

S	Symbol	Parameter	Value	Unit
F	R _{thj-case}	Thermal resistance junction-case max	0.83	°C/W
R	(1) thj-amb	Thermal resistance junction-ambient max	45	°C/W

1. When mounted on FR-4 board of inch², 2oz Cu.



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Symbol	ParameterTest conditionsMin.Typ.Max.		Max.	Unit		
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0, I_{D} = 1 \text{ mA}$	600			V
dv/dt ⁽¹⁾			V/ns			
	Zero gate voltage	$V_{GS} = 0, V_{DS} = 600V$			1	μA
Inee	drain current	$V_{GS} = 0, V_{DS} = 600 V,$ T _C = 125 °C			100	μA
I _{GSS}	Gate-body leakage current	$V_{DS} = 0, V_{GS} = \pm 20 V$			± 100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 10 A		0.175	0.199	Ω

Table 4. On /off states

1. Characteristic value at turn off on inductive load

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	2100	-	pF
C _{oss}	Output capacitance	V _{DS} = 50 V, f = 1 MHz, V _{GS} = 0	-	80	-	pF
C _{rss}	Reverse transfer capacitance		-	10	-	pF
C _{oss eq} ⁽¹⁾	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0 \text{ to } 480 \text{ V}$	-	310	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, gate DC Bias = 0, test signal level = 20 mV	-	4	-	Ω
Qg	Total gate charge		-	69	-	nC
Q _{gs}	Gate-source charge	V _{DD} = 480 V, I _D = 19.5 A, V _{GS} = 10 V, (see <i>Figure 14</i>)	-	13	-	nC
Q _{gd}	Gate-drain charge		-	35	-	nC

1. $C_{oss\;eq}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	21	-	ns
t _r	Voltage rise time $V_{DD} = 300 \text{ V}, \text{ I}_{D} = 10 \text{ A}, \text{ R}_{G} = 4.7 \Omega, \text{ V}_{GS} = 10 \text{ V}$		-	19	-	ns
t _{d(off)}	Turn-off delay time	(see <i>Figure 13</i>)	-	92	-	ns
t _f	Current fall time		-	42	-	ns

Table 6. Switching times

Table	7	Source	drain	diode
Table		Jource	urani	uloue

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		19.5	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		78	А
V _{SD} ⁽²⁾	Forward on voltage $I_{SD} = 19.5 \text{ A}, V_{GS} = 0$		-		1.3	V
t _{rr}	Reverse recovery time	I _{SD} = 19.5 A,	-	190		ns
Q _{rr}	Reverse recovery charge	di/dt = 100 A/µs, V _{DD} = 60 V		1.2		μC
I _{RRM}	Reverse recovery current	(see Figure 15)	-	13		А
t _{rr}	Reverse recovery time	I _{SD} = 19.5 A,	-	270		ns
Q _{rr}	Reverse recovery charge	di/dt = 100 A/µs, V _{DD} = 100 V, T _i = 150 °C	-	2.0		μC
I _{RRM}	Reverse recovery current	(see Figure 15) (150 C)		15		А

1. Pulse width limited by safe operating area

2. Pulsed: pulse duration = 300 μ s, duty cycle 1.5%



2.1 Electrical characteristics (curves)




Figure 4. Output characteristics




Figure 6. Normalized B(BR)DSS vs temperature







Figure 5. Transfer characteristics







DocID17439 Rev 3



Figure 8. Gate charge vs gate-source voltage




Figure 10. Normalized gate threshold voltage vs temperature





Figure 12. Source-drain diode forward characteristics



57

Figure 9. Capacitance variations





Figure 11. Normalized on-resistance vs temperature



Test circuits 3

Figure 13. Switching times test circuit for resistive load




Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 17. Unclamped inductive waveform

VD

IDM

lр

V(BR)DSS







Figure 14. Gate charge test circuit







Vdd

DocID17439 Rev 3

Vdd



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.






Figure 19. PowerFLAT™ 8x8 HV drawing mechanical data


DoclD17439 Rev 3



-			
Dim.		mm	
Din.	Min.	Тур.	Max.
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
b	0.95	1.00	1.05
D		8.00	
E		8.00	
D2	7.05	7.20	7.30
E2	4.15	4.30	4.40
e		2.00	
L	0.40	0.50	0.60

Table 8. PowerFLAT[™] 8x8 HV mechanical data







5 Packaging mechanical data





Figure 21. PowerFLAT[™] 8x8 HV tape

Figure 22. PowerFLAT[™] 8x8 HV package orientation in carrier tape.








Figure 23. PowerFLAT™ 8x8 HV reel



6 Revision history

Date	Revision	Changes		
28-Apr-2010	1 First release.			
01-Mar-2013	2	 Section 4: Package mechanical data has been modified. Section 2.1: Electrical characteristics (curves) has been inserted. Minor text changes. 		
17-Dec-2014	3	 Minor text and formatting changes throughout document. On Cover page, updated Features and Description. In <i>Table 2: Absolute maximum ratings</i>, changed Values for both P_{TOT} rows. In <i>Table 7: Source drain diode</i>, changed Units for both Q_{rr} rows. In <i>Figure 3: Thermal impedance</i>, added inset with plot and formulas. In <i>Section 3: Test circuits</i>, updated figures. In <i>Section 4: Package mechanical data</i>, updated figures and tables. 		

Table 9. Document revision history



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved



DocID17439 Rev 3