TABLE OF CONTENTS

1.0:	General Description	3
2.0:	Device Varieties	
3.0:	Architectural Overview	7
4.0:	Memory Organization	. 13
5.0:	I/O Ports	. 25
6.0:	Timer Modules	
7.0:	Inter-integrated Circuit Serial Port (I ² C [™])	. 41
8.0:	Analog Modules for A/D Conversion	. 57
9.0:	Other Analog Modules	. 65
10.0:	Special Features of the CPU	. 75
11.0:	Instruction Set Summary	. 91
		103
13.0:	Electrical Characteristics for PIC14000	107
14.0:	Analog Specifications: PIC14000-04 (Commercial, Industrial)	123
Apper	ndix A:PIC16/17 Microcontrollers	133
Index		143
PIC14	1000 Product Identification System	149

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. To this end, we recently converted to a new publishing software package which we believe will enhance our entire documentation process and product. As in any conversion process, information may have accidently been altered or deleted. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

The PIC14000 features include medium to high resolution A/D conversion (10 to 16 bits), temperature sensing, closed loop charge control, serial communication, and low power operation.

The PIC14000 uses a RISC Harvard architecture CPU with separate 14-bit instruction and 8-bit data buses. A two-stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches, which require two cycles. A total of 35 instructions are available. Additionally, a large register set is included.

PIC16/17 microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers.

Features:

The PIC14000 is a 28-pin device with these features:

- 4K of EPROM
- 192 bytes of RAM
- 22 I/O pins

The analog peripherals include:

- 8 external analog input channels, two with level shift inputs
- 6 internal analog input channels
- 2 comparators with programmable references
- A bandgap reference
- An internal temperature sensor
- A programmable current source

In addition, the I^2C serial port through a multiplexer supports two separate I^2C channels.

A special oscillator option allows either an internal 4 MHz oscillator or an external crystal oscillator. Using the internal 4 MHz oscillator requires no external components.

The PIC14000 contains three timers, the Watchdog Timer (WDT), Timer0 (TMR0), and A/D Timer (ADTMR). The Watchdog Timer includes its own on-chip RC oscillator providing protection against software lock-up. TMR0 is a general purpose 8-bit timer/counter with an 8-bit prescaler. It may be clocked externally using the RC3/T0CKI pin. The ADTMR is intended for use with the slope A/D converter, but can also be used as a general purpose timer. It has an associated capture register which can be used to measure the time between events.

An internal low-voltage detect circuit allows for tracking of voltage levels. Upon detecting the low voltage condition, the PIC14000 can be instructed to save its operating state then enter an idle state. The internal band-gap reference is used for calibrating the measurements of the analog peripherals. The calibration factors are stored in EPROM and can be used to achieve high measurement accuracy.

Power savings modes are available for portable applications. The SLEEP and HIBERNATE modes offer different levels of power savings. The PIC14000 can wake up from these modes through interrupts or reset.

A UV erasable CERDIP packaged version is ideal for code development, while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

The PIC14000 fits perfectly in applications for battery charging, capacity monitoring, and data logging. The EPROM technology makes customization of application programs (battery characteristics, feature sets, etc.) extremely fast and convenient. The small footprint packages make this microcontroller based mixed signal device perfect for all applications with space limitations. Low-cost, low-power, high performance, ease of use and I/O flexibility make the PIC14000 very versatile in other applications such as temperature monitors/controllers.

1.1 Family and Upward Compatibility

Code written for PIC16C6X/7X can be easily ported to the PIC14000 (see Appendix A).

1.2 Development Support

The PIC14000 is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full-featured programmer. A "C" compiler and fuzzy logic support tools are also available.

^{© 1996} Microchip Technology Inc.

NOTES:

2.0 DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. The PIC14000 Product Selection System section at the end of this data sheet provides the devices options to be selected for your specific application and production requirements. When placing orders, please use the "PIC14000 Product Identification System" at the back of this data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes.

Note: Please note that erasing the device will also erase the pre-programmed calibration factors. Please refer to AN621 for more information.

Microchip's PICSTART[®], PICSTART-PLUS and PRO MATE[™] programmers all support programming of the PIC14000. Third party programmers also are available; refer to the *Microchip Third Party Guide* for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates or small volume applications.

The OTP devices, packaged in plastic packages permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The PIC14000 addresses 4K x 14 program memory. All program memory is internal. The PIC14000 can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC14000 has an orthogonal instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC14000 simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC14000 contains an 8-bit ALU and working register. The ALU performs arithmetic and Boolean functions between data in the working register and any register file.


The ALU is capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow bit and a digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram for the PIC14000 is shown in Figure 3-1, its corresponding pin description is shown in Table 3-1.

^{© 1996} Microchip Technology Inc.





Pin Name	Pin No.	I/O		n Type It Output	Description
CDAC	22	0	_	AN	A/D ramp current source output. Normally connected to external capacitor to generate a linear voltage ramp.
RA0/AN0	2	I/O	AN/ST	CMOS	Analog input channel 0. This pin can also serve as a general-purpose I/O.
RA1/AN1	1	I/O	AN/ST	CMOS	Analog input channel 1. This pin can connect to a level shift network. If enabled, a +0.5V offset is added to the input voltage. This pin can also serve as a general-purpose I/O.
RA2/AN2	28	I/O	AN/ST	CMOS	Analog input channel 2. This pin can also serve as a general purpose digital I/O.
RA3/AN3	27	I/O	AN/ST	CMOS	Analog input channel 3. This pin can also serve as a general purpose digital I/O.
SUM	21	0		AN	AN1 summing junction output. This pin can be connected to an external capacitor for averaging small duration pulses.
RC0/REFA	19	I/O-PU	ST	CMOS	LED direct-drive output or programmable reference A output. This pin can also serve as a GPIO. If enabled, this pin has a weak internal pull-up to VDD.
RC1/CMPA	18	I/O-PU	ST	CMOS	LED direct-drive output or comparator A output. This pin can also serve as a GPIO. If enabled, this pin has a weak internal pull-up to VDD.
RC2	17	I/O-PU	ST	CMOS	LED direct-drive output. This pin can also serve as a GPIO. If enabled, this pin has a weak internal pull-up to VDD
RC3/T0CKI	16	I/O-PU	ST	CMOS	LED direct-drive output. This pin can also serve as a GPIO, or an external clock input for Timer0. If enabled, this pin has a weak internal pull-up to VDD.
RC4	15	I/O-PU	ST	CMOS	LED direct-drive output. This pin can also serve as a GPIO. If enabled, a change on this pin can cause a CPU interrupt. If enabled, this pin has a weak internal pull-up to VDD.
RC5	13	I/O-PU	ST	CMOS	LED direct-drive output. This pin can also serve as a GPIO. If enabled, a change on this pin can cause a CPU interrupt. If enabled, this pin has a weak internal pull-up to VDD.
RC6/SCLA	12	I/O	ST/SM	NPU/OD (No P-diode)	General purpose I/O. If enabled, is multiplexed as synchronous serial clock for I^2C interface. Also is the serial programming clock. If enabled, a change on this pin can cause a CPU interrupt. This pin has an N-channel pull-up device which is disabled in I^2C mode.
RC7/SDAA	11	I/O	ST/SM	NPU/OD (No P-diode)	General purpose I/O. If enabled, is multiplexed as synchronous serial data I/O for I^2C interface. Also is the serial programming data line. If enabled, a change on this pin can cause a CPU interrupt. This pin has an N-channel pull-up device which is disabled in I^2C mode.
RD0/SCLB	6	I/O	ST/SM	NPU/OD (No P-diode)	General purpose I/O. If enabled, is multiplexed as synchronous serial clock for I ² C interface. This pin has an N-channel pull-up device which is disabled in I ² C mode.
RD1/SDAB	5	I/O	ST/SM	NPU/OD (No P-diode)	General purpose I/O. If enabled, is multiplexed as synchronous serial data I/O for I ² C interface. This pin has an N-channel pull-up device which is disabled in I ² C mode.
RD2/CMPB	4	I/O-PU	AN/ST	CMOS	General purpose I/O or comparator B output.

© 1996 Microchip Technology Inc.

Pin Name	Pin No.	I/O		n Type It Output	Description
RD3/REFB	3	I/O-PU	AN/ST	CMOS	General purpose I/O or programmable reference B output.
RD4/AN4	26	I/O	AN/ST	CMOS	Analog input channel 4. This pin can also serve as a GPIO.
RD5/AN5	25	I/O	AN/ST	CMOS	Analog input channel 5. This pin can connect to a level shift network. If enabled, a $+0.5V$ offset is added to the input voltage. This pin can also serve as a GPIO.
RD6/AN6	24	I/O	AN/ST	CMOS	Analog input channel 6. This pin can also serve as a GPIO.
RD7/AN7	23	I/O	AN/ST	CMOS	Analog input channel 7. This pin can also serve as a GPIO.
VREG	10	0	_	AN	This pin is an output to control the gate of an external N-FET for voltage regulation.
OSC1/PBTN	8	I-PU	ST	-	IN Mode: Input with weak pull-up resistor, can be used to generate an interrupt. HS Mode: External oscillator input.
OSC2/ CLKOUT	7	0	_	CMOS	IN Mode: General purpose output. HS Mode: External oscillator/clock output.
MCLR/VPP	14	I/PWR	ST		Master clear (reset) input / programming voltage input. This pin is an active low reset to the device.
Vdd	9	PWR			Positive supply connection
Vss	20	GND			Return supply connection

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Legend:

J.	
Туре:	Definition:
TTL	TTL-compatible input
CMOS	CMOS-compatible input or output
ST	Schmitt Trigger input, with CMOS levels
SM	SMBus compatible input
OD	Open-drain output. An external pull-up resistor is required if this pin is used as an output.
NPU	N-channel pull-up. This pin will pull-up to approximately VDD - 1.0V when outputting a logical '1'.
PU	Weak internal pull-up (10K-50K ohms)
No-P diode	No P-diode to VDD. This pin may be pulled above the supply rail (to 6.0V maximum).
AN	Analog input or output

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1 or the internal oscillator) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. The program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).




FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW

					1				
1.	MOVLW	55h	Fetch 1	Execute 1					
2.	MOVWF	PORTB		Fetch 2	Execute 2				
3.	CALL	SUB_1			Fetch 3	Execute 3			
4.	BSF	PORTA, BI	Т3			Fetch 4	Flush		
							Fetch SUB_1		
All instructions are single cycle, except for program branches. These take two cycles since the fetched instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.									

NOTES:

4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization


The PIC14000 has a 13-bit program counter capable of addressing an 8K \times 14 program memory space. Only the first 4K \times 14 (0000-0FFFh) are physically implemented. Accessing a location above the physically implemented address will cause a wraparound. The reset vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1).

The 4096 words of Program Memory space are divided into:

- Address Vectors (addr 0000h-0004h)
- Program Memory Page 0 (addr 0005h-07FFH)
- Program Memory Page 1 (addr 0800h-0FBFh)
- Calibration Space (64 words, addr 0FC0h-0FFFh)

Program code may reside in Page 0 and Page 1.

FIGURE 4-1: PIC14000 PROGRAM MEMORY MAP AND STACK



4.1.1 CALIBRATION SPACE

The calibration space is not used for instructions. This section stores constants and factors for the arithmetic calculations to calibrate the analog measurements.

TABLE 4-1:CALIBRATION DATA
OVERVIEW*

Address	Parameter	Symbol	Units	Format
0FC0h-0FC3h	Slope reference ratio	K _{REF}	N/A	32-bit floating point**
0FC4h-0FC7h	Bandgap reference voltage	K _{BG}	Volts	32-bit floating point
0FC8h-0FCBh	Tempera- ture sensor voltage	V _{THERM}	Volts	32-bit floating point
0FCCh-0FCFh	Tempera- ture sensor coefficient	K _{TC}	Volts/ degree Celsius	32-bit floating point
0FD0h	Internal oscillator frequency multiplier	F _{osc}	N/A	byte
0FD2h	WDT time-out	T _{WDT}	ms	byte

* Refer to AN621 for details.

** Microchip modified IEEE754 32-bit floating point format. Refer to application note AN575 for details.

TABLE 4-2: CALIBRATION CONSTANT ADDRESSES

Address	Data
0FC0h	K _{REF} , exponent
0FC1h	K _{REF} , mantissa high byte
0FC2h	K _{REF} , mantissa middle byte
0FC3h	K _{REF} , mantissa low byte
0FC4h	K _{BG} , exponent
0FC5h	K _{BG} , mantissa high byte
0FC6h	K _{BG} , mantissa middle byte
0FC7h	K _{BG} , mantissa low byte
0FC8h	V _{THERM} , exponent
0FC9h	V_{THERM} , mantissa high byte
0FCAh	$V_{\rm THERM}$, mantissa middle byte
0FCBh	$V_{\rm THERM}$, mantissa low byte
0FCCh	K _{TC} , exponent
0FCDh	K_{TC} , mantissa high byte
0FCEh	K_{TC} , mantissa middle byte
0FCFh	K_{TC} , mantissa low byte
0FD0h	F _{OSC} , unsigned byte
0FD1h	reserved
0FD2h	T _{WDT} , unsigned byte
0FD3h - 0FF8h	reserved
0FF9h-Fh	calibration space checksums

4.2 Data Memory Organization

The data memory (Figure 4-2) is partitioned into two banks which contain the general purpose registers and the special function registers. Bank 0 is selected when the RP0 bit in the STATUS register is cleared. Bank 1 is selected when the RP0 bit in the STATUS register is set. Each bank extends up to 7Fh (128 bytes). The first 32 locations of each bank are reserved for the Special Function Registers. Several Special Function Registers are mapped in both Bank 0 and Bank 1. The general purpose registers, implemented as static RAM, are located from address 20h through 7Fh, and A0 through FF.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is accessed either directly, or indirectly through the file select register FSR (Section 4.4).

FIGURE 4-2: REGISTER FILE MAP

	File	Address	
00h	Indirect add.(*)	Indirect addr.(*)	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	RESERVED	RESERVED	86h
07h	PORTC	TRISC	87h
08h	PORTD	TRISD	88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh			8Dh
0Eh	ADTMRL	PCON	8Eh
0Fh	ADTMRH	SLPCON	8Fh
10h			90h
11h			91h
12h			92h
13h	I ² CBUF	I ² CADD	93h
14h	I ² CCON	I ² CSTAT	94h
15h	ADCAPL		95h
16h	ADCAPH		96h
17h			97h
18h			98h
19h			99h
1Ah			9Ah
1Bh		PREFA	9Bh
1Ch		PREFB	9Ch
1Dh		CMCON	9Dh
1Eh		MISC	9Eh
1Fh	ADCON0	ADCON1	9Fh
20h			A0h
7F	General Purpose Register (96 Bytes)	General Purpose Register (96 Bytes)	FF
1	· · ·		

* Not a physical register.

Shaded areas are unimplemented memory locations, read as '0's.

SPECIAL FUNCTION REGISTERS 4.2.2

The special function registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (Table 4-3). These registers are static RAM.

The special registers are classified into two sets. Special registers associated with the "core" functions are described in this section. Those registers related to the operation of the peripheral features are described in the section specific to that peripheral.

TABLE 4-3: SPECIAL FUNCTION REGISTERS FOR THE PIC14000

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bank0			-					-	
00h*	INDF (Indirect Address)	Addressing register).	this locatio	on uses con	tents of the	FSR to ad	dress data m	emory (not	a physica
01h	TMR0	Timer0 data	а						
02h*	PCL	Program Co	ounter's (P	C's) least si	gnificant by	te			
03h*	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С
04h*	FSR	Indirect dat	a memory a	address poi	nter				
05h	PORTA	PORTA dat	ta latch.						
06h	Reserved	Reserved for	or emulatio	n.					
07h	PORTC	PORTC dat	ta latch						
08h	PORTD	PORTD dat	ta latch						
09h	Reserved								
0Ah*	PCLATH	Buffered re	gister for th	e upper 5 k	oits of the Pi	rogram Cou	inter (PC)		
0Bh*	INTCON	GIE	PEIE	TOIE	r	r	T0IF	r	r
0Ch	PIR1	CMIF	_	_	PBIF	I ² CIF	RCIF	ADCIF	OVFIF
0Dh	Reserved								
0Eh	ADTMRL	A/D capture	e timer data	least signi	ficant byte				
0Fh	ADTMRH	A/D capture							
10h	Reserved								
11h	Reserved								
12h	Reserved								
13h	I ² CBUF	I ² C Serial	Port Receiv	e Buffer/Tr	ansmit Regi	ister			
14h	I ² CCON	WCOL	I ² COV	I ² CEN	CKP	I ² CM3	I ² CM2	I ² CM1	I ² CM0
15h	ADCAPL	A/D capture	e latch leas	t significant	byte				
16h	ADCAPH	A/D capture	e latch mos	t significant	byte				
17h	Reserved								
18h	Reserved								
19h	Reserved								
1Ah	Reserved								
1Bh	Reserved								
1Ch	Reserved								
1Dh	Reserved								
1Eh	Reserved								
1Fh	ADCON0	ADCS3	ADCS2	ADCS1	ADCS0		AMUXOE	ADRST	ADZER

- = unimplemented bits, read as '0' but cannot be overwritten

a full preference bits, default is POR value and should not be overwritten with any value
 Reserved indicates reserved register and should not be overwritten with any value
 * indicates registers that can be addressed from either bank

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bank1									
80h*	INDF (Indirect Ad- dress)	Addressing ter).	this locatio	on uses cont	ents of FSF	R to address	ata memo	ry (not a phy	/sical regi
81h	OPTION	RCPU	r	TOCS	TOSE	PSA	PS2	PS1	PS0
82h*	PCL	Program C	ounter's (P	C's) least si	gnificant by	te		•	
83h*	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С
84h*	FSR	Indirect dat	a memory a	address poir	nter				
85h	TRISA	PORTA Da	ta Direction	n Register					
86h	Reserved	Reserved f	or emulatio	n					
87h	TRISC	PORTC Da	ta Directior	n Register					
88h	TRISD	PORTD Da	ta Directior	n Register					
89h	Reserved								
8Ah*	PCLATH	Buffered re	gister for th	ne upper 5 b	its of the Pi	rogram Cou	nter (PC)		
8Bh*	INTCON	GIE	PEIE	T0IE	r	r	T0IF	r	r
8Ch	PIE1	CMIE	_	_	PBIE	I ² CIE	RCIE	ADCIE	OVFIE
8Dh	Reserved								
8Eh	PCON	r	—	_	—	—	_	POR	LVD
8Fh	SLPCON	HIBEN	_	REFOFF	LSOFF	OSCOFF	CMOFF	TEMPOFF	ADOFF
90h	Reserved			1					
91h	Reserved								
92h	Reserved								
93h	I ² CADD	I ² C Synch	ronous Seri	ial Port Add	ress Regist	er			
94h	I ² CSTAT	_	_	D/Ā	P	S	R/W	UA	BF
95h	Reserved			1					
96h	Reserved								
97h	Reserved								
98h	Reserved								
99h	Reserved								
9Ah	Reserved								
9Bh	PREFA	PRA7	PRA6	PRA5	PRA4	PRA3	PRA2	PRA1	PRA0
9Ch	PREFB	PRB7	PRB6	PRB5	PRB4	PRB3	PRB2	PRB1	PRB0
9Dh	CMCON	_	CMBOUT	CMBOE	CPOLB	_	CMAOUT	CMAOE	CPOLA
9Eh	MISC	SMHOG	SPGNDB		I ² CSEL	SMBUS	INCLKEN	OSC2	OSC1
9Fh	ADCON1	ADDAC3	ADDAC2	ADDAC1	ADDAC0	PCFG3	PCFG2	PCFG1	PCFG

TABLE 4-3: SPECIAL FUNCTION REGISTERS FOR THE PIC14000 (CONTINUED)

Legend

- = unimplemented bits, read as '0' but cannot be overwritten

r = reserved bits, default is POR value and should not be overwritten with any value Reserved indicates reserved register and should not be overwritten with any value * indicates registers that can be addressed from either bank

4.2.2.1 STATUS REGISTER

The STATUS register, shown in Figure 4-3, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

Bit 7

Bit 6

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC14000 and should be programmed as cleared. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Bit 2

Bit 1

Bit 0

STATUS	STATUSIRPRP1RP0TOPDZDC							С	
Read/Wri	ite	R/W R/W R/W R R R/W R/W R/W							R/W
POR valu	POR value FFh 0 0 0 1 1 X X							Х	Х
Bit	Name	Func	tion						
B7	IRP	Use o	Not used. This bit should be programmed as '0'. Jse of this bit as a general purpose read/write bit is not recommended, since this may affect upward compatibility with future products.						e this may
B6	RP1	Use o	Not used. This bit should be programmed as '0'. Jse of this bit as a general purpose read/write bit is not recommended, since this may iffect upward compatibility with future products.						
B5	RP0	1 = Ba 0 = Ba	Register page select for direct addressing. 1 = Bank1 (80h - FFh) 0 = Bank0 (00h - 7Fh) Each page is 128 bytes. Only the RP0 bit is used.						
B4	ΤΟ	1 = Af	Time-out bit. 1 = After power-up and by the CLRWDT and SLEEP instruction. 0 = A watchdog timer time-out has occurred.						
В3	PD	Power down bit. 1 = After power-up or by a CLRWDT instruction. 0 = By execution of the SLEEP instruction.							

Bit 4

Bit 5

Bit 3

FIGURE 4-3: STATUS REGISTER

83h

		affect upward compatibility with future products.
B6	RP1	Not used. This bit should be programmed as '0'. Use of this bit as a general purpose read/write bit is not recommended, since this may affect upward compatibility with future products.
В5	RP0	Register page select for direct addressing. 1 = Bank1 (80h - FFh) 0 = Bank0 (00h - 7Fh) Each page is 128 bytes. Only the RP0 bit is used.
B4	TO	Time-out bit. 1 = After power-up and by the CLRWDT and SLEEP instruction. 0 = A watchdog timer time-out has occurred.
В3	PD	Power down bit. 1 = After power-up or by a CLRWDT instruction. 0 = By execution of the SLEEP instruction.
B2	z	Zero bit. 1 = The result of an arithmetic or logic operation is zero. 0 = The result of an arithmetic or logical operation is not zero.
В1	DC	Digit carry / borrow bit. For ADDWF and ADDLW instructions. 1 = A carry-out from the 4th low order bit of the result. 0 = No carry-out from the 4th low order bit of the result. Note: For Borrow, the polarity is reversed.
В0	С	 Carry / borrow bit. For ADDWF and ADDLW instructions. 1 = A carry-out from the most significant bit of the result occurred. Note that a subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register. 0 = No carry-out from the most significant bit of the result. Note: For Borrow the polarity is reversed.

© 1996 Microchip Technology Inc.

4.2.2.2 OPTION REGISTER

The OPTION register (Address 81h) is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, TMR0, and the weak pull-ups on PORTC<5:0>. Bit 6 is reserved.

FIGURE 4-4: OPTION REGISTER

R/ RC bit7	r	R/W	T0SE	R/W PSA	PS2	R/W PS1	R/W PS0 bit0	Regis Addr POR		OPTION 81h FFh		
							PS2:PS0	PRES PS2	CALER PS1	VALUE	TMR0 RATE	WDT RATE
								0	0	0	1:2	1:1
								0	0	1	1:4	1:2
								0	1	0	1:8	1:4
								0	1	1	1 : 16	1:8
								1	0	0	1:32	1 : 16
								1	0	1	1:64	1 : 32
								1	1	0	1 : 128	1 : 64
							PSA: Preso	1	1	1	1 : 256	1 : 128
							0 = Increme TOCS: TMR 1 = Transitio 0 = Internal Reserved. 1	er assigr 0 source ent on hig ent on lov 0 clock s on on RC instruction Fhis bit s	ed to T e edge gh-to-low w-to-hig source 3/T0CK on cycle hould be d/write i	MR0 w transition h transition I pin clock (CLK e programn s not recorr	ned as a '1'. Use Imended since t	pin e of this bit as
							RCPU: PO	RTC pull	-up ena	ble		
												atch value (RC<5:0> only) ch values (RC<5:0>)

Note: To achieve a 1:1 prescaler assignment, assign the prescaler to the WDT (PSA=1)

Downloaded from Arrow.com.

4.2.2.3 INTCON REGISTER

The INTCON Register is a readable and writable register which contains the various enable and flag bits for the Timer0 overflow and peripheral interrupts. Figure 4-5 shows the bits for the INTCON register.

Note: The TOIF will be set by the specified condition even if the corresponding Interrupt Enable Bit is cleared (interrupt disabled) or the GIE bit is cleared (all interrupts disabled). Before enabling interrupt, clear the interrupt flag, to ensure that the program does not immediately branch to the peripheral interrupt service routine

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Register: INTCON W: Writable
GIE	PEIE	TOIE	r	r	TOIF	r	r	Address: 0Bh or 8Bh POR value: 0000 000xb U: Unimplemented,
bit7								 Reserved. This bit should be programmed as '0'. Use of this bit as a general purpose read/write bit is not recommended, since this may affect upward compatibility with future products. Reserved. This bit should be programmed as '0'. Use of this bit as a general purpose read/write bit is not recommended, since this may affect upward compatibility with future products. TOIF: TMR0 overflow interrupt flag The TMR0 has overflowed Must be cleared by software TMR0 did not overflow Reserved. This bit should be programmed as '0'. Use of this bit as a general purpose read/write bit is not recommended, since this may affect upward compatibility with future products. TOIF: TMR0 did not overflow Reserved. This bit should be programmed as '0'. Use of this bit as a general purpose read/write bit is not recommended, since this may affect upward compatibility with future products. Reserved. This bit should be programmed as '0'. Use of this bit as a general purpose read/write bit is not recommended, since this may affect upward compatibility with future products. Reserved. This bit should be programmed as '0'. Use of this bit as a general purpose read/write bit is not recommended, since this may affect upward compatibility with future products. TOIE: TMR0 interrupt enable bit Enables TOIF interrupt Disables TOIF interrupt PEIE: Peripheral interrupt enable bit Enables all un-masked peripheral interrupts Disables all peripheral interrupts GIE: Global interrupt enable Enables all un-masked interrupts

FIGURE 4-5: INTCON REGISTER

PIC14000

4.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the Peripheral interrupts including A/D capture event, I^2C serial port, PORTC change and A/D capture timer overflow, and external push button.

nd A/D capture timer

Note:

INTCON<6> must be enabled to enable

٦

any interrupt in PIE1.

FIGURE 4-6: PIE1 REGISTER

R/W	R	R	R/W R/V	V R/W	R/W	R/W	
CMIE	_	_	PBIE I ² CIE	RCIE	ADCIE	OVFIE	Register: PIE1 W: Writable
hit7							
bit7							Address: 8Ch POR value: R: Readable U: Unimplemented, read as '0' OVFIE: A/D Counter Overflow Interrupt Enable 1 = Enables A/D counter overflow interrupt 0 = Disables A/D counter overflow interrupt 0 = A/D capture interrupt is enabled 0 = A/D capture interrupt on change Enable 1 = Enables RCIF interrupt on pins, RC<7:4> 0 = Disables RCIF interrupt 0 = Disables I ² CIF interrupt 0 = Disables I ² CIF interrupt 0 = Disable PBTN (pushbutton Interrupt Enable 1 = Enable PBTN (pushbutton) interrupt on OSC1/PBTN. (Note this interrupt not available in HS mode). 0 = Disable PBTN interrupt on OSC1/PBTN Unimplemented. Read as '0' Unimplemented. Read as '0' CMIE: Programmable Reference Comparator Interrupt Enable 1 = Enable programmable reference comparator trip 0 = Disable programmable reference comparator trip

4.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the Peripheral interrupts (Figure 4-7).

Note: These bits will be set by the specified condition, even if the corresponding Interrupt Enable bit is cleared (interrupt disabled) or the GIE bit is cleared (all interrupts disabled). Before enabling an interrupt, the user may wish to clear the corresponding interrupt flag, to ensure that the program does not immediately branch to the Peripheral Interrupt service routine.

FIGURE 4-7: PIR1 REGISTER

R/W	I	R	R	R/W	R/W	R/W	R/W	R/W	
CMIF	-	-	_	PBIF	I ² CIF	RCIF	ADCIF	OVFIF	Register: PIR1 W: Writable Address: 0Ch R: Readable
bit7								bit0	POR value: 00h U: Unimplemented, read as '0' OVFIF: A/D counter Overflow Interrupt Flag 1 = An A/D counter overflow has occurred. Must be cleared in software. 0 = An A/D counter overflow has not occurred
									 ADCIF: A/D Capture Interrupt Flag 1 = An A/D capture has occurred. Must be cleared in software. 0 = An A/D capture has not occurred
									 RCIF: PORTC Interrupt on Change Flag 1 = At least one RC<7:4> input changed. Must be cleared in software. 0 =None of the RC<7:4> inputs have changed
									 I²CIF: I²C Port Interrupt Flag 1 = A transmission/reception is completed. Must be cleared in software. 0 = Waiting to transmit/receive
									 PBIF: External Pushbutton Interrupt Flag 1 = The external pushbutton interrupt has occurred on OSC1/PBTN. Note: This interrupt is not available in HS mode. 0 =The external pushbutton interrupt did not occur
									Unimplemented. Read as '0'
									Unimplemented. Read as '0'
									 CMIF: Programmable Reference Comparator Interrupt Flag 1 = The comparator output has tripped. This is a level-sensitive interrupt. 0 = The interrupt did not occur

© 1996 Microchip Technology Inc.

4.2.2.6 PCON REGISTER

The Power Control (PCON) register status contains 2 flag bits to allow differentiation between a Power-on Reset, an external $\overline{\text{MCLR}}$ reset, WDT reset, or low-voltage condition (Figure 4-8).

These bits are cleared on POR. The user must set these bits following POR. On a subsequent reset if POR is cleared, this is an indication that the reset was due to a power-on reset condition.

Note: $\overline{\text{LVD}}$ is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if $\overline{\text{LVD}}$ is cleared, indicating a low voltage condition has occurred.

R/W R/W R/W U U U U U W: Writable Register: PCON POR LVD r Readable Address: 8Eh R: bit7 bit0 Unimplemented, POR value: U: read as '0' 0000_000xb **LVD:** Low Voltage Detect Flag 1 = A low-voltage detect condition has not occurred. 0 = A low-voltage detect condition has occurred. Software must set this bit after a power-on-reset condition has occurred. **POR:** Power on Reset Flag 1 = A power on reset condition has not occurred. Reset must be due to some other source (WDT, MCLR). 0 = A power on reset condition has occurred. Software must set this bit after a power-on-reset condition has occurred. Unimplemented. Read as '0' Reserved. Bit 7 is reserved. This bit should be programmed as '0'.


FIGURE 4-8: PCON REGISTER

Downloaded from Arrow.com.

4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte, PCL, is a readable and writable register. The high byte of the PC (PCH) is not directly readable or writable. PCLATH is a holding register for PC<12:8> where contents are transferred to the upper byte of the program counter. When PC is loaded with a new value during a CALL, GOTO or a write to PCL, the high bits of PC are loaded from PCLATH as shown in Figure 4-9.

FIGURE 4-9: LOADING OF PC IN DIFFERENT SITUATIONS



Note: On POR, the contents of the PCLATH register are unknown. The PCLATH should be initialized before a CALL, GOTO, or any instruction that modifies the PCL register is executed.

4.3.1 COMPUTED GOTO

When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note "Table Read Using the PIC16CXX" (AN556).

4.3.2 STACK

The PIC14000 has an 8 deep x 13-bit wide hardware stack (Figure 4-1). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed in the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a "PUSH" or a "POP" operation.

The stack operates as a circular buffer. This means that after the stack has been "PUSHed" eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
- Note 2: There are no instruction mnemonics called PUSH nor POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, or RETFIE instructions, or the vectoring to an interrupt address

4.3.3 PROGRAM MEMORY PAGING

The PIC14000 has 4K of program memory, but the CALL and GOTO instructions only have a 11-bit address range. This 11-bit address range allows a branch within a 2K program memory page size. To allow CALL and GOTO instructions to address the entire 4K program memory address range, there must be another bit to specify the program memory page. This paging bit comes from the PCLATH<3> bit (Figure 4-9). When doing a CALL or GOTO instruction, the user must ensure that this page bit (PCLATH<3>) is programmed to the desired program memory page. If a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<3> is not required for the return instructions (which pops the PC from the stack).

Note: The PIC14000 ignores the PCLATH<4> bit, which is used for program memory pages 2 and 3 (1000h-1FFFh). The use of PCLATH<4> as a general purpose read/write bit is not recommended since this may affect upward compatibility with future products.

Example 4-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that the PCLATH is saved and restored by the interrupt service routine (if interrupts are used).

EXAMPLE 4-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

ORG 0X5	00			
BSF	PCLATH,	3	;	Select page 1 (800h-FFFh)
CALL	SUB1_P1		;	Call subroutine in
	:		;	page 1 (800h-FFFh)
	:			
	:			
ORG 0X9	00			
SUB1 P1	:		;	called subroutine
	:		;	page 1 (800h-FFFh)
	:			
RETURN			;	return to page 0
			;	(000h-7FFh)

^{© 1996} Microchip Technology Inc.

4.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the file select register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-10. However, IRP is not used in the PIC14000.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: INDIRECT ADDRESSING

	movlw	0x20	;initialize pointer
	movf	FSR	;to RAM
NEXT	clrf	INDF	;clear INDF register
	incf	FSR	;inc pointer
	btfss	FSR,4	;all done?
	goto	NEXT	;no clear next
			;yes continue

CONTINUE:




FIGURE 4-10: INDIRECT/INDIRECT ADDRESSING

5.0 I/O PORTS

The PIC14000 has three ports, PORTA, PORTC and PORTD, described in the following paragraphs. Generally, PORTA is used as the analog input port. PORTC is used for general purpose I/O and for host communication. PORTD provides additional I/O lines. Four lines of PORTD may function as analog inputs.

5.1 PORTA and TRISA

PORTA is a 4-bit wide port with data register located at location 05h and corresponding data direction register (TRISA) at 85h. PORTA can operate as either analog inputs for the internal A/D converter or as general purpose digital I/O ports. These inputs are Schmitt Triggers when used as digital inputs, and have CMOS drivers as outputs.

PORTA pins are multiplexed with analog inputs. ADCON1<1:0> bits control whether these pins are analog or digital as shown in Section 8.7. When configured to the digital mode, reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. When selected as an analog input, these pins will read as '0's.

Note:	On Reset, PORTA is configured as analog
	inputs

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs. A '1' in each location configures the corresponding port pin as an input. This register resets to all '1's, meaning all PORTA pins are initially inputs. The data register should be initialized prior to configuring the port as outputs. See Figure 5-2 and Figure 5-3.


PORTA inputs go through a Schmitt Trigger AND gate that is disabled when the input is in analog mode. Refer to Figure 5-1.

Note that bits RA<7:4> are unimplemented and always read as '0'. Unused inputs should not be left floating to avoid leakage currents. All pins have input protection diodes to VDD and VSS.

EXAMPLE 5-1: INITIALIZING PORTA

CLRF PORTA	;Initialize PORTA by setting ;output data latches
BSF STATUS, RPO	;Select Bank1
MOVLW 0x0F	;Value used to initialize
	;data direction
MOVWF TRISA	;Set RA<3:0> as inputs

FIGURE 5-1: PORTA BLOCK DIAGRAM



^{© 1996} Microchip Technology Inc.

....

05h		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PORTA		—	—	—	—	RA3/AN3	RA2/AN2	RA1/AN1	RA0/AN0	
Read/Write	e	U	U	U	R/W	R/W	R/W	R/W		
POR value	e Oxh	0	0	0	0	Х	Х	Х	Х	
Bit Name		Functio	on							
B7-B4	_		Unimple	Unimplemented. Reads as'0'.						
B3	RA3/AN3	3				ırns value on ı an analog inp			a digital	
B2	RA2/AN2	2	GPIO or analog input. Returns value on pin RA2/AN2 when used as a di input. When configured as an analog input, reads as '0'.						a digital	
B1	RA1/AN1	l	GPIO or analog input. Returns value on RA1/AN1 when used as a digital input. This pin can connect to a level shift network. If enabled, a +0.5V offset is added to the input voltage. When configured as an analog input, reads as '0'.							
B0 RA0/AN0			GPIO or analog input. Returns value on pin RA0/AN0 when used as a digital input. When configured as an analog input, reads as '0'.							

FIGURE 5-2: PORTA DATA REGISTER

5.2 PORTC and TRISC

PORTC is a 8-bit wide bidirectional port, with Schmitt Trigger inputs, that serves the following functions depending on programming:

- Direct LED drive (PORTC<7:0>).
- I²C communication lines (PORTC<7:6>), refer to Section 7.0 I²C Serial Port.
- Interrupt on change function (PORTC<7:4>), discussed below and in Section 10.3 Interrupts.
- Programmable reference and comparator outputs.
- Timer0 clock source on RC3

The PORTC data register is located at location 07h and its data direction register (TRISC) is at 87h.

PORTC<5:0> have weak internal pull-ups (~100 uA typical). A single control bit can turn on all the pull-ups. This is done by clearing bit $\overline{\text{RCPU}}$ (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on power-on reset and in hibernate mode.

When using PORTC<0> as an analog output (CMCON<1> bit is set), the TRISC<0> bit should be cleared to disable the weak pull-up on this pin. Refer to Table 5-1.

Four of the PORTC pins, RC<7:4> have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur. In other words, any pin RC<7:4> configured as an output is excluded from the interrupt on change comparison. The input pins of RC<7:4> are compared with the old value latched on the last read of PORTC. The "mismatch" outputs of RC<7:4> are OR'ed together to assert the RCIF flag (PIR1 register<2>) and cause a CPU interrupt, if enabled.

Note:			function			
			ddress 14h)			
	automatio	cally	excluded	fr	om	the
	interrupt-	on-cha	ange compa	risor	۱.	

This interrupt can wake the device up from SLEEP. The user, in the interrupt service routine, can clear the interrupt in one of two ways:

- Disable the interrupt by clearing the RCIE (PIE1<2>) bit
- Read PORTC. This will end mismatch condition. Then, clear the RCIF (PIR1<2>) bit.

A mismatch condition will continue to set the RCIF bit. Reading PORTC will end the mismatch condition, and allow the RCIF bit to be cleared.

If bit CMAOE (CMCON<1>) is set, the RC0/REFA pin becomes the programmable reference A and analog output. Pin RC1/CMPA becomes the comparator A output.

Note:	Setting CMAOE changes the definition of
	RC0/REFA and RC1/CMPA, bypassing
	the PORTC data and TRISC register set-
	tings.

PORTC<7:6> also serves multiple functions. These pins act as the I^2C data and clock lines when the I^2C module is enabled. They also serve as the serial programming interface data and clock line for in-circuit programming of the EPROM.

The TRISC register controls the direction of the PORTC pin. A '1' in each location configures the corresponding port pin as an input. Upon reset, this register sets to FFh, meaning all PORTC pins are initially inputs. The data register should be initialized prior to configuring the port as outputs.

Unused inputs should not be left floating to avoid leakage currents. All pins have input protection diodes to VDD and VSS.

EXAMPLE 5-2:			INITIALIZING PORTC
	CLRF	PORTC	; Initialize PORTC data
			; latches before setting
			; the data direction
			; register
	BSF	STATUS, RPO	;Select Bankl
	MOVLW	0xCF	; Value used to initialize
			;data direction
	MOVWF	TRISC	;Set RC<3:0> as inputs
			; RC<5:4> as outputs
			; RC<7:6> as inputs

FIGURE 5-3: BLOCK DIAGRAM OF PORTC<7:6> PINS






TABLE 5-1: PORT RC0 PIN CONFIGURATION SUMMARY

RC0 Pin Configuration	TRISC<0>	RCPU OPTION<7>	CMAOE CMCON<1>	Comment
Digital Input (weak pull-up)	1	0	0	
Digital Input (no pull-up)	1	1	0	
Digital Output	0	Х	0	
Analog Output	0	Х	1	Must clear TRISC<0> to disable pull-up when used as an analog output.

FIGURE 5-4: BLOCK DIAGRAM OF PORTC<5:4> PINS







^{© 1996} Microchip Technology Inc.

07h		Bit 7	7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PORTC RC7/SE		DAA	RC6/SCLA	RC5	RC4	RC3/T0CKI	RC2	RC1/CMPA	RC0/REFA		
Read/Write		R/W	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR value	xxh	х		х	х	х	х	х	х	х	
Bit	N	lame	Fun	ction							
B7	RC7/SDAA		Thi cau	Synchronous serial data I/O for I^2C interface. Also is the serial programming data line. This pin can also serve as a general purpose I/O. If enabled, a change on this pin can cause a CPU interrupt. This pin has an N-channel pull-up to VDD which is disabled in I^2C mode.							
B6	B6 RC6/SCLA		Synchronous serial clock for I ² C interface. Also is the serial programming clock. This pin can also serve as a general purpose I/O. If enabled, a change on this pin can cause a CPU interrupt. This pin has an N-channel pull-up to VDD which is disabled in I ² C mode.								
B5	RC5	5	LED direct-drive output. This pin can also serve as a GPIO. If enabled, a change on this pin can cause a CPU interrupt. If enabled, this pin has a weak internal pull-up to VDD.								
B4 RC4		LED direct-drive output. This pin can also serve as a GPIO. If enabled, a change on this pin can cause a CPU interrupt. If enabled, this pin has a weak internal pull-up to VDD.									
B3	B3 RC3/T0CKI			LED direct-drive output. This pin can also serve as a GPIO. If enabled, this pin has a weak internal pull-up to VDD. TOCKI is enabled as TMR0 clock via the OPTION register.							
B2 RC2			LED direct-drive output. This pin can also serve as a GPIO. If enabled, this pin has a weak internal pull-up to VDD.								

PORTC DATA REGISTER FIGURE 5-6:

RC0/REFA LED direct-drive output. This pin can also serve as a GPIO, or programmable reference A output. If enabled, this pin has a weak internal pull-up to VDD.

enabled, this pin has a weak internal pull-up to VDD.

LED direct-drive output. This pin can also serve as a GPIO, or comparator A output. If

U= unimplemented, X = unknown.

RC1/CMPA

B1

B0

5.2.1 TRISC PORTC DATA DIRECTION REGISTER

This register defines each pin of PORTC as either an input or output under software control. A '1' in each location configures the corresponding port pin as an input. This register resets to all '1's, meaning all PORTC pins are initially inputs. The data register should be initialized prior to configuring the port as outputs.


87h		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TRISC		TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	
Read/Write)	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR value	FFh	1	1	1	1	1	1	1	1	
Bit	Nam	ne F	Function							
B7	TRIS	C	Control direction on pin RC7/SDAA (has no effect if I ² C is enabled): 0 = pin is an output 1 = pin is an input							
B6	TRIS		Control direction on pin RC6/SCLA (has no effect if I ² C is enabled): 0 = pin is an output 1 = pin is an input							
B5	TRIS	C	Control direction on pin RC5: 0 = pin is an output 1 = pin is an input							
B4	TRIS	C	Control direction on pin RC4: 0 = pin is an output 1 = pin is an input							
B3	TRIS	C	Control direction on pin RC3: 0 = pin is an output 1 = pin is an input							
B2	2 TRISC2		Control direction on pin RC2: 0 = pin is an output 1 = pin is an input							
B1	TRISC1		Control direction on pin RC1/CMPA (has no effect if the CMAOE bit is set): 0 = pin is an output 1 = pin is an input							
B0	TRIS	C	Control direction on pin RC0/REFA (has no effect if the CMAOE bit is set): 0 = pin is an output 1 = pin is an input							

FIGURE 5-7: TRISC REGISTER

U= unimplemented, X = unknown.

5.3 PORTD and TRISD

PORTD is an 8-bit port that may be used for general purpose I/O. Four pins can be configured as analog inputs.











FIGURE 5-10: BLOCK DIAGRAM OF PORTD<1:0> PINS



08h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTD	RD7/AN7	RD6/AN6	RD5/AN5	RD4/AN4	RD3/REFB	RD2/CMPB	RD1/SDAB	RD0/SCLB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR value xxh	Х	Х	Х	Х	Х	Х	Х	Х

Bit	Name	Function
B7	RD7/AN7	GPIO or analog input. Returns value on pin RD7/AN7 when used as a digital input. When configured as an analog input, reads as '0'.
B6	RD6/AN6	GPIO or analog input. Returns value on pin RD6/AN6 when used as a digital input. When configured as an analog input, reads as '0'.
B5	RD5/AN5	GPIO or analog input. This pin can connect to a level shift network. If enabled, a +0.5V offset is added to the input voltage. When configured as an analog input, reads as '0'.
B4	RD4/AN4	GPIO or analog input. Returns value on pin RD4/AN4 when used as a digital input. When configured as an analog input, reads as '0'.
B3	RD3/REFB	This pin can serve as a GPIO, or programmable reference B output.
B2	RD2/CMPB	This pin can serve as a GPIO, or comparator B output.
B1	RD1/SDAB	Alternate synchronous serial data I/O for I^2C interface enabled by setting the I^2CSEL bit in the MISC register. This pin can also serve as a general purpose I/O. This pin has an N-channel pull-up to VDD which is disabled in I^2C mode.
В0	RD0/SCLB	Alternate synchronous serial clock for I^2C interface, enabled by setting the I^2CSEL bit in the MISC register. This pin can also serve as a general purpose I/O. This pin has an N-Channel pull-up to VDD which is disabled in I^2C mode.

Legend: U = unimplemented, read as '0', x = unknown.

FIGURE 5-12: TRISD REGISTER

88h		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TRISD		TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0		
Read/Wri	te	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR valu	le FFh	1	1	1	1	1	1	1	1		
Bit	Name	Func	tion								
B7	TRISD7	0 = pir	I direction is an outp is an inpu		/AN7:						
B6	TRISD6	TRISD6 0 = pin		Control direction on pin RD6/AN6: 0 = pin is an output 1 = pin is an input							
B5 TRISD5		0 = pir	Control direction on pin RD5/AN5: 0 = pin is an output 1 = pin is an input								
B4	TRISD4	4 Control direction on pin RD4/AN4: 0 = pin is an output 1 = pin is an input									
В3	TRISD3	Control direction on pin RD3/REFB (has no effect if the CMBOE bit is set):				bit is set):					
B2 TRISD2		0 = pir	Control direction on pin RD2/CMPB (has no effect if the CMBOE bit is set): 0 = pin is an output 1 = pin is an input								
B1	TRISD1	Control direction on pin RD1/SDAB: 0 = pin is an output 1 = pin is an input									
В0	TRISD0	0 = pir	l direction is an outp is an inpu		/SCLB:						

If the CMBOE bit (CMCON<5>) is set, the RD3/REFB pin becomes the programmable reference B output and pin RD2/CMPB becomes the comparator B output.

Note:	Setting CMBOE changes the definition of
	RD3/REFB and RD2/CMPB, bypassing
	the PORTD data and TRISD register set-
	tings.

PORTD<1:0> also serve multiple functions. These pins act as the I^2C data and clock lines when the I^2C module is enabled.

The TRISD register controls the direction of the Port D pins. A '1' in each location configures the corresponding port pin as an input. Upon reset, this register sets to FFh, meaning all PORTD pins are initially inputs. The data register should be initialized prior to configuring the port as outputs.

Unused inputs should not be left floating to avoid leakage currents. All pins have input protection diodes to VDD and VSS.

EXAN	IPLE 5-3:	INITIALIZING PORTD
CLRF	PORTD	; Initialize PORTD data
		; latches before setting
		; the data direction
		; register
BSF	STATUS, RPO	;Select Bankl
MOVLW	0xFF	; Value used to initialize
		;data direction
MOVWF	TRISD	;Set RD<7:0> as inputs

5.4 I/O Programming Considerations

5.4.1 **BI-DIRECTIONAL I/O PORTS**

Reading the port register reads the values of the port pins. Writing to the port register writes the value to the port latch. Some instructions operate internally as read-modify-write. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation, and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTC will cause all eight bits of PORTC to be read into the CPU. Then the BSF operation takes place on bit5 and PORTC is written to the output latches. If another bit of PORTC is used as a bi-directional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

A pin actively outputting a LOW or HIGH should not be driven from external devices at the same time in order to change the level on this pin ("wire-or", "wire-and"). The resulting high output currents may damage the chip.

Example 5-4 shows the effect of two sequential read modify write instructions (ex. BCF, BSF, etc.) on an I/O Port.

EXAMPLE 5-4:	READ MODIFY WRITE
	INSTRUCTIONS ON AN
	I/O PORT

;Initial PORT settings:	PORTC<7:4> Inputs
; ; ;PORTC<7:6> have external ; connected to other circu	
; ;	PORT latch PORT pins
;	
BCF PORTC, 7 BCF PORTC, 6 BSF STATUS,RP0	;01pp pppp 11pp pppp ;10pp pppp 11pp pppp ;
BCF TRISC, 7	;10pp pppp 11pp pppp
BCF TRISC, 6	;10pp pppp 10pp pppp
;	
; Note that the user may h	have expected the pin
; values to be 00pp pppp.	

;RC7 to be latched as the pin value (High).

5.4.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle. Therefore, care must be exercised if a write operation is followed by a read operation on the same I/O port.

The sequence of instructions should be such to allow the pin voltage to stabilize before the next instruction which causes that port to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.




FIGURE 5-13: SUCCESSIVE I/O OPERATION

6.0 TIMER MODULES

The PIC14000 contains two general purpose timer modules, Timer0 (TMR0) and the Watchdog Timer (WDT). The ADTMR is described in the A/D section.

The Timer0 module is identical to the Timer0 module of the PIC16C7X enhanced core products. It is an 8-bit overflow counter.

The Timer0 module has a programmable prescaler option. This prescaler can be assigned to either the Timer0 module or the Watchdog Timer (WDT). PSA (OPTION<3>) assigns the prescaler, and PS2:PS0 (OPTION<2:0>) determines the prescaler value. Timer0 can increment at the following rates: 1:1 (when prescaler assigned to Watchdog Timer), 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, 1:256.

The Timer0 module has the following features:

- 8-bit timer
- Readable and writable (file address 01h)
- 8-bit software programmable prescaler
- Interrupt on overflow from FFh to 00h

Figure 6-1 is a simplified block diagram of the Timer0 module.

The Timer0 module will increment every instruction cycle (without prescaler). If TMR0 is written, increment is inhibited for the following two cycles (Figure 6-2 and Figure 6-3). The user can compensate by writing an adjusted value to TMR0.




FIGURE 6-1: TIMER0 AND WATCHDOG TIMER BLOCK DIAGRAM

© 1996 Microchip Technology Inc.

1

· /1 T

101

1

6.1 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the Timer0 overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing bit T0IE (INTCON<5>). Flag bit T0IF (INTCON<2>) must be cleared in software by the TMR0 module interrupt ser-

vice routine before re-enabling this interrupt. The Timer0 module interrupt cannot wake the processor from SLEEP since the timer is shut off during SLEEP. The timing of the Timer0 interrupt is shown in Figure 6-4.

FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

(Program Counter)	PC-1	PC	PC+1	PC+2	PC+3	PC+4	PC+5)	PC+6
nstruction Fetch		MOVWF TMR0	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	' MOVF TMR0,W	MOVF TMR0,W	
rmr0	<u>το</u> χ	<u>, T0+1 χ</u>	' <u>Τ0+2</u> χ	<u>, ΝΤΟ Χ</u>	ΝΤΟ Χ	<u>, ΝΤΟ Χ</u>	NT0+1 X	NT0+2
nstruction Executed		- - - -	Write TMR0	Read TMR0	Read TMR0 reads NT0	Read TMR0	Read TMR0	Read TMR0

FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2




FIGURE 6-4: TIMER0 INTERRUPT TIMING

	Q1 Q2 Q3 C	4 ¦ Q1 Q2 Q3 Q4	, Q1 Q2 Q3 Q4	, Q1 Q2 Q3 Q4	; Q1 Q2 Q3 Q4 ;
OSC1					
CLKOUT(3)			, ,/	, , ,	
TMR0 timer	FEh X	Γ FFh	' 00h χ	· 01h χ	· 02h Υ ·
T0IF bit (INTCON<2>)	♥①	↓ ↓ ①	I I I I I	T	
GIE bit (INTCON<7>)					
INSTRUCTION	FLOW	1	1	l l	1 I 1 I
PC	PC		PC +1) X 0004h	X0005h
Instruction fetched	Inst (PC)	Inst (PC+1)	1 1 1 1	Inst (0004h)	Inst (0005h)
Instruction {	Inst (PC-1)	Inst (PC)	Dummy cycle	Dummy cycle	Inst (0004h)
No	2: Interrupt latency =	is sampled here (every Q1) - 4Tcy where Tcy = instructio ble only in HS oscillator mod	n cycle time.		

6.2 Using Timer0 with External Clock

When the external clock input (pin RC3/T0CKI) is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of TMR0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns).

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns.

6.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.

6.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a post-scaler for the Watchdog Timer (Figure 6-1). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusive between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

Bit PSA and PS2:PS0 (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the Timer0 module (e.g., CLRF 1, MOVWF 1, BSF 1, x) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.




FIGURE 6-5: TIMER0 TIMING WITH EXTERNAL CLOCK

6.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution. To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)

1.BCF	STATUS, RPO	;Skip if already in ; Bank O
2.CLRWD	C	;Clear WDT
3.CLRF	TMR0	;Clear TMR0 & Prescaler
4.BSF	STATUS, RPO	;Bank 1
5.MOVLW	'00101111'b;	These 3 lines (5, 6, 7)
6.MOVWF	OPTION	; are required only
		; if desired PS<2:0>
7.CLRWD	C	; are 000 or 001
8.MOVLW	'00101xxx'b	;Set Postscaler to
9.MOVWF	OPTION	; desired WDT rate
10.BCF	STATUS, RPO	;Return to Bank 0

To change prescaler from the WDT to the Timer0 module use the sequence shown in Example 6-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

	•	,
CLRWDT		;Clear WDT and
		;prescaler
BSF	STATUS, RPO	
MOVLW	B'xxxx0xxx'	;Select TMR0, new
		;prescale value and
		;clock source
MOVWF	OPTION	
BCF	STATUS, RPO	

TABLE 6-1: SUMMARY OF TIMER0 REGISTERS

Register Name	Function	Address	Power-on Reset Value
TMR0	Timer/counter register	01h	XXXX XXXX
OPTION	Configuration and prescaler assign- ment bits for TMR0.	81h	1111 1111
INTCON	TMR0 overflow interrupt flag and mask bits.	0Bh	0000 000x

Legend: x = unknown,

Note 1: For reset values of registers in other reset situations refer to Table 10-4.

TABLE 6-2: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
01h	TMR0		TIMER0 TIMER/COUNTER						
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	r	r	T0IF	r	r
81h	OPTION	RCPU	r	TOCS	T0SE	PSA	PS2	PS1	PS0
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0

Legend: r = Reserved locations

Shaded boxes are not used by Timer0 module

7.0 INTER-INTEGRATED CIRCUIT SERIAL PORT (I²C[™])

The I²C module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The I²C module is compatible with the following interface specifications:

- Inter-Integrated Circuit (I²C)
- System Management Bus (SMBus)
- **Note:** The I²C module on PIC14000 only supports I²C mode. This is different from the standard module used on the PIC16C7X family, which supports both I²C and SPI modes. Caution should be exercised to avoid enabling SPI mode on the PIC14000.

This section provides an overview of the Inter-IC(l^2C) bus. The l^2C bus is a two-wire serial interface developed by the Philips Corporation. The original specification, or standard mode, was for data transfers of up to 100 Kbps. An enhanced specification, or fast mode, supports data transmission up to 400 Kbps. Both standard mode and fast mode devices will inter-operate if attached to the same bus.

The l^2C interface employs a comprehensive protocol to ensure reliable transmission and reception of data. When transmitting data, one device is the "master" (generates the clock) while the other device(s) acts as the "slave". All portions of the slave protocol are implemented in the l^2C module's hardware, except general call support, while portions of the master protocol will need to be addressed in the PIC14000 software. Table 7-1 defines some of the l^2C bus terminology. For additional information on the l^2C interface specification, please refer to the Philips Corporation document "*The* l^2C -bus and How to Use It". In the I²C interface protocol each device has an address. When a master wishes to initiate a data transfer, it first transmits the address of the device that it wishes to talk to. All devices "listen" to see if this is their address. Within this address, a bit specifies if the master wishes to read from or write to the slave device. The master and slave are always in opposite modes (transmitter/receiver) of operation during a data transfer. They may operate in either of these two states:

- Master-transmitter and Slave-receiver
- Slave-transmitter and Master-receiver
- In both cases the master generates the clock signal.

The output stages of the clock (SCL) and data (SDA) lines must have an open-drain or open-collector in order to perform the wired-AND function of the bus. External pull-up resistors are used to ensure a high level when no device is pulling the line down. The number of devices that may be attached to the I^2C bus is limited only by the maximum bus loading specification of 400 pF.

7.1 Initiating and Terminating Data Transfer

During times of no data transfer (idle time), both the clock line (SCL) and the data line (SDA) are pulled high through the external pull-up resistors. The START and STOP determine the start and stop of data transmission. The START is defined as a high to low transition of SDA when SCL is high. The STOP is defined as a low to high transition of SDA when SCL is high. Figure 7-1 shows the START and STOP. The master generates these conditions for starting and terminating data transfer. Due to the definition of the START and STOP, when data is being transmitted the SDA line can only change state when the SCL line is low.





FIGURE 7-1: I²C START AND STOP CONDITIONS

© 1996 Microchip Technology Inc.

Preliminary

FIGURE 7-2: I²CSTAT: I²C PORT STATUS REGISTER



PIC14000

FIGURE 7-3: I²CCON: I²C PORT CONTROL REGISTER

R/	W R	WR	R/W	R/W	R/W	R/W	R/W	R/W							
WC bit7	OL I ² C	OV I ² 0	CEN	СКР	I ² CM3	I ² CM2	I ² CM1	I ² CM0	bitO	Register: Address: POR value:	l ² CCON 14h 00h	W: Writable bit R: Readable bit U: Unimplemented, read as '0'			
Dit7								b	I ² CM 0110 0111 1011 1110 1111 Any are i	<3:0>: I^2C model is a set of the set o	ode select mode, 7-bit ac mode, 10-bit are controlled mode, 7-bit a mode, 10-bit ations of I ² Cl uld NEVER b	ddress address master mode (slave idle) ddress with start and stop bit interrupts address with start and stop bit interrupts M<3:0>			
									 1 = Enable clock 0 = Holds clock low (clock stretch) Note: Used to ensure data setup time I²CEN: I²C enable 						
									0 = D	ort pins. Wher r output. isables serial	n enabled, the	configures SDA and SCL pins as serial ase pins must be configured as input igures these pins as I/O port pins			
									1 = A b l ²	I: Receive over a byte is receive yte. I ² COV is COV must be to overflow	ved while the a don't care in	I ² CBUF is still holding the previous n transmit mode. htware.			
									1 = t c N	L: Write collisi he I ² CBUF re- bus word. Aust be cleare No collision	gister is writte	en while it is still transmitting the previ-			

Term	Description
Transmitter	The device that sends the data to the bus.
Receiver	The device that receives the data from the bus.
Master	The device which initiates the transfer, generates the clock, and terminates the transfer.
Slave	The device addressed by a master.
Multi-master	More than one master device in a system. These masters can attempt to control the bus at the same time without corrupting the message.
Arbitration	Procedure that ensures that only one of the master devices will control the bus. This ensures that the transfer data does not get corrupted.
Synchronization	Procedure where the clock signals of two or more devices are synchronized.

FIGURE 7-4: I²C 7-BIT ADDRESS FORMAT





FIGURE 7-5: I²C 10-BIT ADDRESS FORMAT



7.2 <u>Addressing I²C Devices</u>

There are two address formats. The simplest is the 7-bit address format with a R/W bit (Figure 7-4). The address is the most significant seven bits of the byte. For example when loading the I²CADD register, the least significant bit is a "don't care". The more complex is the 10-bit address with a R/W bit (Figure 7-5). For 10-bit address format, two bytes must be transmitted with the first five bits specifying this to be a 10-bit address.

7.3 Transfer Acknowledge

All data must be transmitted per byte, with no limit to the number of bytes transmitted per data transfer. After each byte, the slave-receiver generates an acknowledge bit (ACK). This is shown in Figure 7-6. When a slave-receiver doesn't acknowledge the slave address or received data, the master must abort the transfer. The slave must leave SDA high so that the master can generate the STOP (Figure 7-1).

If the master is receiving the data (master-receiver), it generates an acknowledge signal for each received byte of data, except for the last byte. To signal the end of data to the slave-transmitter, the master does not generate an acknowledge. The slave then releases the SDA line so the master can generate the STOP. The master can also generate the STOP during the acknowledge pulse for valid termination of data transfer.

If the slave needs to delay the transmission of the next byte, holding the SCL line low will force the master into a wait state. Data transfer continues when the slave releases the SCL line. This allows the slave to move the received data or fetch the data it needs to transfer before allowing the clock to start. This wait state can be accomplished by setting SMHOG (MISC<7>) high. Clearing MISC<7> will resume the data transfer. Figure 7-7 shows a data transfer waveform.

Figure 7-8 and Figure 7-9 show master-transmitter and master-receiver data transfer sequences.

FIGURE 7-6: I²C SLAVE-RECEIVER ACKNOWLEDGE





FIGURE 7-7: SAMPLE I²C DATA TRANSFER



When a master does not wish to relinquish the bus (by generating a STOP condition), a repeated START (Sr) must be generated. This condition is identical to the START (SDA goes high-to-low while SCL is high), but occurs after a data transfer acknowledge pulse (not the

bus-free state). This allows a master to send "commands" to the slave and then receive the requested information or to address a different slave device. This sequence is shown in Figure 7-10.

FIGURE 7-8: MASTER - TRANSMITTER SEQUENCE




FIGURE 7-9: MASTER - RECEIVER SEQUENCE





FIGURE 7-10: COMBINED FORMAT



7.4 Multi-Master Operation

The I^2C protocol allows a system to have more than one master. This is called multi-master. When two or more masters try to transfer data at the same time, arbitration and synchronization occur.

7.4.1 ARBITRATION

Arbitration takes place on the SDA line, while the SCL line is high. The master which transmits a high when the other master transmits a low loses arbitration (Figure 7-11) and turns off its data output stage. A master which lost arbitrating can generate clock pulses until the end of the data byte where it lost arbitration. When the master devices are addressing the same device, arbitration continues into the data.

Masters that also incorporate the slave function, and have lost arbitration must immediately switch over to slave-receiver mode. This is because the winning master-transmitter may be addressing it.

Arbitration is not allowed between:

- · A repeated START
- A STOP and a data bit
- · A repeated START and a STOP

Care needs to be taken to ensure that these conditions do not occur.

7.4.2 CLOCK SYNCHRONIZATION

Clock synchronization occurs after the devices have started arbitration. This is performed using a wired-AND connection to the SCL line. A high to low transition on the SCL line causes the concerned devices to start counting off their low period. Once a device clock has gone low, it will hold the SCL line low until its SCL high state is reached. The low to high transition of this clock may not change the state of the SCL line, if another device clock is still within its low period. The SCL line is held low by the device with the longest low period. Devices with shorter low periods enter a high wait-state, until the SCL line comes high. When the SCL line comes high, all devices start counting off their high periods. The first device to complete its high period will pull the SCL line low. The SCA line high time is determined by the device with the shortest high period. This is shown in the Figure 7-12.

FIGURE 7-11: MULTI-MASTER ARBITRATION (2 MASTERS)




FIGURE 7-12: I²C CLOCK SYNCHRONIZATION





FIGURE 7-13: I²C BLOCK DIAGRAM



7.5 <u>l²C Operation</u>

The I²C module in I²C mode fully implements all slave functions, and provides support in hardware to facilitate software implementations of the master functions. The I²C module implements the standard and fast mode specifications as well as 7-bit and 10-bit addressing. Two pins are used for data transfer. These are the RC6/SCLA pin, which is the I²C clock, and the RC7/SDAA pin which acts as the I²C data. The I²C module can also be accessed via the RD0/SCLB and RD1/SDAB pins by setting I²CSEL (MISC<4>).The user must configure these pins as inputs or outputs through the TRISC<7:6> or TRISD<1:0> bits. A block diagram of the I²C module in I²C mode is shown in Figure 7-13. The I²C module functions are enabled by setting the I²CCON<5> bit.

The I^2C module has five registers for I^2C operation. These are the:

- I²C Control Register (I²CCON)
- I²C Status Register (I²CSTAT)
- Serial Receive/Transmit Buffer (I²CBUF)
- I²C Shift Register (I²CSR) Not directly accessible
- Address Register (I²CADD)

The I²CCON register (14h) allows control of the I²C operation. Four mode selection bits (I²CCON<3:0>) allow one of the following I²C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)

- I²C Slave mode (7-bit address), with start and stop bit interrupts enabled
- I²C Slave mode (10-bit address), with start and stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is idle

Selection of any I²C mode with the I²CEN bit set, forces the SCL and SDA pins to be open collector, provided these pins are set to inputs through the TRISC bits.

The I²CSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address, if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer. The I²CSTAT register is read only.

The I²CBUF is the register to which transfer data is written to or read from. The I²CSR register shifts the data in or out of the device. In receive operations, the I²CBUF and I²CSR create a double buffered receiver. This allows reception of the next byte before reading the last byte of received data. When the complete byte is received, it is transferred to the I²CBUF and PIR1<3> is set. If another complete byte is received before the I²CBUF is read, a receiver overflow has occurred and the I²CCON<6> is set.

The I²CADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1 1 1 1 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7-A0).

7.5.1 SLAVE MODE

In slave mode, the SCLx and SDAx pins must be configured as inputs (TRISC<7:6> or TRISD<1:0> are set). The I^2C module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer from an address match is received, the hardware automatically will generate the acknowledge (\overline{ACK}) pulse, and then load the I²CBUF with the received value in the I²CSR.

There are two conditions that will cause the I^2C module not to give this \overline{ACK} pulse. These are if either (or both) occur:

- the Buffer Full (BF), I²CSTAT<0>, bit was set before the transfer was received, or
- the Overflow (I²COV), I²CCON<6> bit was set before the transfer was received.

In this case, the I²CSR value is not loaded into the I²CBUF, but the I²CIF bit is set. Table 7-2 shows what happens when a data transfer byte is received, given the status of the BF and I²COV bits. The shaded boxes show the conditions where user software did not properly clear the overflow condition. The BF flag is cleared by reading the I²CBUF register while the I²COV bit is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification as well as the requirement of the I^2C module is shown in the AC timing specifications.

TABLE 7-2: DATA TRANSFER RECEIVED BYTE ACTIONS

	as Data Transfer eceived I ² COV	I ² CSR-> I ² CBUF	Generate ACK Pulse	Set I ² CIF bit (I ² C interrupt if enabled)
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	No	No	Yes

^{© 1996} Microchip Technology Inc.

7.5.1.1 ADDRESSING

Once the I²C module has been enabled, the I²C waits for a START to occur. Following the START, the 8-bits are shifted into the I²CSR. All incoming bits are sampled with the rising edge of the clock (SCL) line. The I²CSR<7:1> is compared to the I²CADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and I²COV bits are clear, the following things happen:

- I²CSR loaded into I²CBUF
- Buffer Full (BF) bit is set
- ACK pulse is generated
- I²C Interrupt Flag (I²CIF) is set (interrupt is generated if enabled (I²CIE set) on falling edge of ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave (Figure 7-5). The five most significant bits (MSbs) of the first address byte specify if this is a 10-bit address. The R/W bit (bit 0) must specify a write, so the slave device will received the second address byte. For a 10-bit address the first byte would equal '1 1 1 1 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address are as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (I²CIF, BF and UA are set).
- Update I²CADD with second (low) byte of address (clears UA and releases SCL line).
- 3. Read I²CBUF (clears BF) and clear I²CIF.

- 4. Receive second (low) byte of address (I²CIF, BF and UA are set).
- 5. Update I²CADD with first (high) byte of address (clears UA, if match releases SCL line).
- 6. Read I²CBUF (clears BF) and clear I²CIF
- 7. Receive Repeated START.
- 8. Receive first (high) byte of address (I²CIF and BF are set).
- 9. Read I²CBUF (clears BF) and clear I²CIF.

7.5.1.2 RECEPTION


When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the I²CSTAT register is cleared. The received address is loaded into the I²CBUF.

When the address byte overflow condition exists then no acknowledge (\overline{ACK}) pulse is given. An overflow condition is defined as either the BF bit (I²CSTAT<0>) is set or the I²COV bit (I²CCON<6>) is set (Figure 7-14).

An I^2CIF interrupt is generated for each data transfer byte. The I^2CIF bit must be cleared in software, and the I^2CSTAT register is used to determine the status of the byte. In master mode with slave enabled, three interrupt sources are possible. Reading BF, P and S will indicate the source of the interrupt.

Caution: BF is set after receipt of eight bits and automatically cleared after the I²CBUF is read. However, the flag is not actually cleared until receipt of the acknowledge pulse. Otherwise extra reads appear to be valid.

FIGURE 7-14: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)



7.5.1.3 TRANSMISSION

When the R/\overline{W} bit of the address byte is set and an address match occurs, the R/\overline{W} bit of the I^2CSTAT register is set. The received address is loaded into the I^2CBUF The \overline{ACK} pulse will be sent on the ninth bit, and the SCL pin is held low. The transmit data must be loaded into the I^2CBUF register, which also loads the I^2CSR register. Then the SCL pin should be enabled by setting the CKP bit ($I^2CCON<4>$). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 7-15).

A l²CIF interrupt is generated for each data transfer byte. The l²CIF bit must be cleared in software, and the l²CSTAT register is used to determine the status of the byte. The l²CIF bit is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. The slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the I²CBUF register, which also loads the I²CSR register. Then the SCL pin should be enabled by setting the CKP bit (I²CCON<4>).




FIGURE 7-15: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)

^{© 1996} Microchip Technology Inc.

7.5.2 MASTER MODE

Master mode operation is supported by interrupt generation on the detection of the START and STOP. The STOP(P) and START(S) bits are cleared from a reset or when the l^2C module is disabled. Control of the l^2C bus may be taken when the P bit is set, or the bus is idle and both the S and P bits are cleared.

In master mode, the SCL and SDA lines are manipulated by changing the corresponding TRISC<7:6> or TRISD<1:0> bits to an output (cleared). The output level is always low, regardless of the value(s) in PORTC<7:6> or PORTD<1:0>. So when transmitting data, a "1" data bit must have the TRISC<7> or TRISD<1> bit set (input) and a "0" data bit must have the TRISC<7> or TRISD<1> bit set (input) and a "0" data bit must have the TRISC<7> or TRISD<1> bit set (input) and a "0" data bit must have the TRISC<6> or TRISD<1> bit cleared (output). The same scenario is true for the SCL line with the TRISC<6> or TRISD<0> bit.

The following events will cause the I^2C interrupt Flag (I^2CIF) to be set (I^2C interrupt if enabled):

- START
- STOP
- Data transfer byte transmitted/received

Master mode of operation can be done with either the slave mode idle ($l^2CM3...l^2CM0 = 1011b$) or with the slave active. When both master and slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

7.5.3 MULTI-MASTER MODE

In multi-master mode, the interrupt generation on the detection of the START and STOP allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the I^2C module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is idle and both the S and P bits are cleared. When the bus is busy, enabling the I^2C interrupt will generate the interrupt when the STOP occurs.

In multi-master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and low level is present, the device needs to release the SDA and SCL lines (set TRISC<7:6>). There are two stages where this arbitration can be lost, these are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, the device may being addressed. If addressed an \overrightarrow{ACK} pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

TABLE 7-3:REGISTERS ASSOCIATED WITH I²C OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0B/8Bh	INTCON	GIE								
0Ch	PIR1	CMIF	_	—	PBIF	I ² CIF	RCIF	ADCIF	OVFIF	
8Ch	PIE1	CMIE	_	—	PBIE	I ² CIE	RCIE	ADCIE	OVFIE	
13h	I ² CBUF	I ² C Serial F	Port Receive	Buffer/Transr	nit Registe	r		•		
93h	I ² CADD	I ² C mode S	Synchronous	Serial Port (I	² C mode) A	ddress Re	gister			
14h	I ² CCON	WCOL	I ² CON	I ² CEN	CKP	I ² CM3	I ² CM2	I ² CM1	I ² CM0	
94h	I ² CSTAT	—	_	D/Ā	Р	S	R/W	UA	BF	
9Eh	MISC	SMHOG	SPGNDB	SPGNDA	I ² CSEL	SMBUS	INCLKEN	OSC2	OSC1	
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	
88h	TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	

Legend: — = Unimplemented location, read as '0'

r = reserved locations, default is POR value and should not be overwritten with any value

Note: Shaded boxes are not used by the I²C module.

FIGURE 7-16: MISC REGISTER

9Eh		Bit 7	7 Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
MISC		SMHC	G SPGNDB	SPGNDA	I ² CSEL	SMBUS	INCLKEN	OSC2	OSC1		
Read/Writ	е	R/W	/ R/W	R/W	R/W	R/W	R/W	R/W	R		
POR value 00h			0	0	0	0	0	0	Х		
Bit	N	ame				Function					
B7	SMHC	DG	SMHOG enable 1 = Stretch I ² C CLK signal (hold low) when receive data buffer is full Section 7.5.4). For pausing I ² C transfers while preventing interruptic conversions. 0 = Disable I ² C CLK stretch.								
B6	SPGN	IDB	Serial Port Ground Select 1 = PORTD<1:0> ground reference is the RD5/AN5 pin. 0 = PORTD<1:0> ground reference is Vss.								
B5	SPGNDA Serial Port Ground Select 1 = PORTC<7:6> ground reference is the RA1/AN1 pin. 0 = PORTC<7:6> ground reference is Vss.										
B4	I ² CSE	ïL	I ² C Port select Bit. 1 = PORTD<1:0> are used as the I ² C clock and data lines. 0 = PORTC<7:6> are used as the I ² C clock and data lines.								
B3	SMBu	IS	SMBus-Compa 1 = SMBus con SMBus-compa 0 = SMBus-con	npatibility m tible input th	iode is enab hresholds.						

Oscillator Output Select (available in IN mode only).

0 = Disconnect IN oscillator signal from OSC2 pin. OSC2 output port bit (available in IN mode only).

OSC1 input port bit (available in IN mode only).

1 = Output IN oscillator signal divided by four on OSC2 pin.

Writes to this location affect the OSC2 pin in IN mode. Reads return the value of the

Reads from this location return the status of the OSC1 pin in IN mode. Writes have no

ger input thresholds.

output latch.

effect.

B2

B1

B0

INCLKEN

OSC2

OSC1

FIGURE 7-17: OPERATION OF THE I²C IN IDLE_MODE, RCV_MODE OR XMIT_MODE

IDLE_MODE (7-bit): if (Addr_match)	<pre>{ Set interrupt; if (R/W = 1) { Send ACK = 0; set XMIT_MODE; }</pre>
	else if $(R/\overline{W} = 0)$ set RCV_MODE; }
RCV_MODE: if ((I2CBUF=Full) OR (I ² COV { Set I ² COV; Do not ackno }	wledge;
else { transfer l ² CS send ACK = 0 } Receive 8-bits in l ² CSR;	$R \rightarrow I^2 CBUF;$
Set interrupt;	
XMIT_MODE: While ((I2CBUF = Empty) AN Send byte; Set interrupt; if (ACK Received = 1)	D (CKP=0)) Hold SCL Low; { End of transmission; Go back to IDLE_MODE; }
else if $(\overline{ACK} \text{ Received} = 0)$	Go back to XMIT_MODE;
Set interrupt;	$\label{eq:generalized_states} \begin{array}{l} \mbox{Full} OR ((I2COV = 1)) & \\ \mbox{Set } I2COV; & \\ \mbox{Do not acknowledge;} & \\ \mbox{Set } UA = 1; & \\ \mbox{Send } \overline{ACK} = 0; & \\ \mbox{While } (I2CADD not updated) \mbox{Hold } SCL \mbox{low;} & \\ \mbox{Clear } UA = 0; & \\ \mbox{Receive } Low_a addr_b yte; & \\ \mbox{Set interrupt;} & \\ \mbox{Set } UA = 1; & \\ \mbox{If } (Low_b yte_a addr_match) & \\ & \{ & \mbox{PRIOR_ADDR_MATCH} = TRUE; & \\ & \mbox{Send } \overline{ACK} = 0; & \\ & \mbox{while } (I2CADD \ not updated) \ Hold \ SCL \ low; & \\ & \mbox{Clear } UA = 0; & \\ & \mbox{Set } RCV_MODE; & \\ \end{array} $
	}
}	
<pre>} else if (High_byte_addr_matc)</pre>	$h AND (R\overline{M} - 1)$
	DDR_MATCH) send ACK = 0;
{	
ι.	set XMIT_MODE;
	R_MATCH = FALSE;
}	

DS40122B-page 54

7.5.4 SMBus[™] AND ACCESS.bus[™] CONSIDERATIONS

PIC14000 is compliant with the SMBus specification published by Intel. Some key points to note regarding the bus specifications and how it pertains to the PIC14000 hardware are listed below:

- SMBus has fixed input voltage thresholds. PIC14000 I/O buffers have programmable levels that can be selected to be compatible with both SMBus threshold levels via the SMBus and SPGND bits in the MISC register.
- A mechanism to stretch the I²C clock time has been implemented to support SMBus slave transactions. The SMHOG bit (MISC<7>) allows hardware to automatically force and hold the I²C clock line low when a data byte has been received. This prevents the SMBus master from overflowing the receive buffer in instances where the microcontroller may be to busy servicing higher priority tasks to respond to a I²C module interrupt. Or, if the microcontroller is in SLEEP mode and needs time to wake-up and respond to the I²C interrupt.




FIGURE 7-18: SMHOG STATE MACHINE

NOTES:

8.0 ANALOG MODULES FOR A/D CONVERSION

8.1 <u>Overview</u>

The PIC14000 includes analog components to create a slope A/D converter including:

- Comparator
- 4-bit programmable current source
- 16-channel analog mux
- 16-bit timer with capture register

Each channel is converted independently by means of a slope conversion method using a single precision comparator. The programmable current source feeds an external 0.1 μ F (nominal) capacitor to generate the ramp voltage used in the conversion.

8.2 <u>Conversion Process</u>

These are the steps to perform data conversion:

- Clear REFOFF (SLPCON<5>) and ADOFF (SLPCON<0>) bits to enable the A/D module.
- Initialize ADCON1<7:4> to initialize the programmable current source.
- Set ADRST (ADCON0<1>), for a minimum of 200 μs to stop the timer and fully discharge the ramp capacitor to ground.
- The A/D timer (ADTMR) increments from 0000h to FFFFh and must be initialized before each conversion.
- To start a conversion, clear ADRST through software, it will allow the timer to begin counting and the ramp capacitor to begin charging.
- When the ramp voltage exceeds the analog input, the comparator output changes from high to low.
- This transition causes a capture event and copies the current A/D timer value into the 16-bit capture register.
- An interrupt is generated to the CPU if enabled.
 - **Note:** The A/D timer continues to run following a capture event.

The maximum A/D timer count is 65,536. It can be clocked by the on-chip or external oscillator. At a 4 MHz oscillation frequency, the maximum conversion time is 16.38 ms for a full count. A typical conversion should complete before full-count is reached. A timer overflow flag is set once the timer rolls over (FFFFh to 0000h), and an interrupt is sent to the CPU, if enabled.

End-user calibration is simplified or eliminated by making use of the on-chip EPROM. Internal component values are measured at factory final test and stored in the memory for use by the application firmware.

Periodic conversion cycles should be performed on the bandgap and slope references (described in Section 9.0) to compensate for A/D component drift. Measurements for the reference voltage count are equated to the voltage value stored into EPROM during calibration. All other channel measurements are compensated for by ratioing the actual count with the bandgap count and multiplying by the bandgap voltage value stored in EPROM. Since all measurements are relative to the reference, offset voltages inherent in the comparator are cancelled out. See AN624, "PIC14000 A/D Theory and Implementation" for further details of A/D operation.

The analog components used in the conversion and the A/D timer can be disabled during idle periods for maximum power savings. Power-saving can be achieved via software and/or hardware control (Section 10.8).

8.3 A/D Timer (ADTMR) Module

The A/D timer (ADTMR) is comprised of a 16-bit up timer, which is incremented every oscillator cycle. ADTMR is reset to 0000h by a power-up reset; otherwise the software must initialize it after each conversion. A separate 16-bit capture register (ADCAP) is used to capture the ADTMR count if an A/D capture event occurs (see below). Both the A/D timer and capture register are readable and writable. The low byte of the A/D timer (ADTMRL) is accessed at location 0Eh while the high byte (ADTMRH) is accessed at location 0Fh. Similarly, the low byte of the A/D capture register (ADCAP) is accessed at location 15h, and the high byte is located at 16h. **Caution:** Reading or writing the ADTMR register during an A/D conversion cycle can produce unpredictable results and is not recommended.

Note:	The	correct	sequence	for	writing	the
	ADT	MR regis	ter is HI byt	e fol	lowed by	/ LO
	byte.	Reversi	ng this orde	er wil	l prevent	t the
	A/D	timer fror	m running.			

During conversion one or both of the following events will occur:

- 1. capture event
- 2. timer overflow

In a capture event, the comparator trips when the slope voltage on the CDAC output exceeds the input voltage, causing the comparator output to transition from high to low. This causes a transfer of the current timer count to the capture register and sets the ADCIF flag (PIR1<1>).

A CPU interrupt will be generated if bit ADCIE (PIE1<1>) is set to '1' (interrupt enabled). In addition, the Global Interrupt Enable and Peripheral Interrupt Enables (INTCON<7,6>) must also be set. Software is responsible for clearing the ADCIF flag prior to the next conversion cycle. Note that this interrupt can only occur once per conversion cycle.

In a timer overflow condition, the timer rolls over from FFFFh to 0000h, and a capture overflow flag (OVFIF) is asserted (PIR1<0>). The timer continues to increment following a timer overflow. A CPU interrupt can be generated if bit OVFIE (PIE1<0>) is set (interrupt enabled). In addition, the Global Interrupt Enable and Peripheral Interrupt Enables (INTCON<7,6>) must also be set. Software is responsible for clearing the OVFIF flag prior to the next conversion cycle.




FIGURE 8-1: A/D BLOCK DIAGRAM

DS40122B-page 58

Preliminary






FIGURE 8-3: A/D CAPTURE TIMER (LOW BYTE)

0Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADTMRL	b7	b6	b5	b4	b3	b2	b1	b0
Read/Write	R/W							
POR value 00h	0	0	0	0	0	0	0	0

FIGURE 8-4: A/D CAPTURE TIMER (HIGH BYTE)

0Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADTMRH	b15	b14	b13	b12	b11	b10	b9	b8
Read/Write	R/W							
POR value 00h	0	0	0	0	0	0	0	0

FIGURE 8-5: A/D CAPTURE REGISTER (LOW BYTE)

15h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCAPL	b7	b6	b5	b4	b3	b2	b1	b0
Read/Write	R/W							
POR value 00h	0	0	0	0	0	0	0	0

FIGURE 8-6: A/D CAPTURE REGISTER (HIGH BYTE)

16h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCAPH	b15	b14	b13	b12	b11	b10	b9	b8
Read/Write	R/W							
POR value 00h	0	0	0	0	0	0	0	0

Legend: U= unimplemented, X = unknown.

© 1996 Microchip Technology Inc.

8.4 <u>A/D Comparator</u>

The PIC14000 includes a high gain comparator for A/D conversions. The positive input terminal of the A/D comparator is connected to the output of an analog mux through an RC low-pass filter. The nominal time-constant for the RC filter is 3.5 μ s. The negative input terminal is connected to the external 0.1 μ F (nominal) ramp capacitor.

	ADCON0(7:4)			A/D Channel
0	0	0	0	RA0/AN0 pin
0	0	0	1	RA1/AN1 pin
0	0	1	0	RA2/AN2 pin
0	0	1	1	RA3/AN3 pin
0	1	0	0	Bandgap reference voltage
0	1	0	1	Slope reference SREFHI
0	1	1	0	Slope reference SREFLO
0	1	1	1	Internal temperature sensor
1	0	0	0	Programmable reference A output
1	0	0	1	Programmable reference B output
1	0	1	0	RD4/AN4 pin
1	0	1	1	RD5/AN5 pin
1	1	0	0	RD6/AN6 pin
1	1	0	1	RD7/AN7 pin
1	1	1	0	Reserved
1	1	1	1	Reserved

8.5

ments.

Analog Mux

A total of 16 channels are internally multiplexed to the

single A/D comparator positive input. Four

configuration bits (ADCON0<7:4>) select the channel

to be converted. Refer to Table 8-1 for channel assign-

TABLE 8-1: A/D CHANNEL ASSIGNMENT

8.6 Programmable Current Source

Four configuration bits (ADCON1<7:4>) are used to control a programmable current source for generating the ramp voltage to the A/D comparator. It allows compensation for full-scale input voltage, clock frequency and CDAC capacitor tolerance variations. The current values range from 0 to 33.75 μ A (nominal) in 2.25 μ A increments. The intermediate values of the current source are as follows:

ļ	ADCON	1<7:4	>	Current Source Output					
0	0	0	0	OFF - all current sources disabled					
0	0	0	1	2.25 μΑ					
0	0	1	0	4.5 μΑ					
0	0	1	1	6.75 μΑ					
0	1	0	0	9 μΑ					
0	1	0	1	11.25 μA					
0	1	1	0	13.5 μA					
0	1	1	1	15.75 μΑ					
1	0	0	0	18 μA					
1	0	0	1	20.25 μA					
1	0	1	0	22.5 μΑ					
1	0	1	1	24.75 μΑ					
1	1	0	0	27 μΑ					
1	1	0	1	29.25 μΑ					
1	1	1	0	31.5 μΑ					
1	1	1	1	33.75 μA					

TABLE 8-2:	PROGRAMMABLE CURRENT
	SOURCE SELECTION

The programmable current source output is tied to the CDAC pin and is used to charge an external capacitor to generate the ramp voltage for the A/D comparator. (Refer to Figure 8-1.) This capacitor should have a low voltage-coefficient as found in teflon, polypropylene, or polystyrene capacitors, for optimum results. The capacitor must be discharged at the beginning of each conversion cycle by asserting ADRST (ADCON0<1>) for at least 200 μ s to allow a complete discharge. Asserting ADRST disables the current sources internally. Current flow begins when ADRST is cleared.

8.7 <u>A/D Control Registers</u>

Two A/D control registers are provided on the PIC14000 to control the conversion process. These are ADCON0 (1Fh) and ADCON1 (9Fh). Both registers are readable and writable.

TABLE 8-3:	A/D CONTROL AND STATUS REGISTER 0

1Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCON0	ADCS3	ADCS2	ADCS1	ADCS0	_	AMUXOE	ADRST	ADZERO
Read/Write	R/W	R/W	R/W	R/W	U	R/W	R/W	R/W
POR value 02h	0	0	0	0	0	0	1	0

Bit	Name	Function
B7-B4	ADCS3 ADCS2 ADCS1 ADCS0	A/D Channel Selects. Refer to Table 8-1.
B3	—	Unimplemented. Read as '0'.
B2	AMUXOE	Analog Mux Output Enable 1 = Connect AMUX Output to RA0/AN0 pin (overrides TRISA<0> setting) 0 = RA0/AN0 pin normal
B1	ADRST	A/D Reset Control Bit 1 = Stop the A/D Timer, discharge CDAC capacitor 0 = Normal operation (A/D running)
В0	ADZERO	A/D Zero Select Control. (Refer to Section 9.2) 1 = Enable zeroing operation on RA1/AN1 and RD5/AN5 0 = Normal operation (sample RA1/AN1 and RD5/AN5 pins)

TABLE 8-4: A/D CONTROL AND STATUS REGISTER 1

9Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCON1	ADDAC3	ADDAC2	ADDAC1	ADDAC0	PCFG3	PCFG2	PCFG1	PCFG0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR value 00h	0	0	0	0	0	0	0	0

Bit	Name	Function
B7-B4	ADDAC3 ADDAC2 ADDAC1 ADDAC0	A/D Current Source Selects. Refer to Table 8-2.
B3-B2	PCFG3 PCFG2	PORTD Configuration Selects (See Table 8-5)
B1-B0	PCFG1 PCFG0	PORTA Configuration Selects (See Table 8-5)

TABLE 8-5:PORTA AND PORTD CONFIGURATION

ADCON1<1:0>	RA0/AN0	RA1/AN1	RA2/AN2	RA3/AN3
ADCON1<3:2>	RD4/AN4	RD5/AN5	RD6/AN6	RD7/AN7
0 0	A	A	A	А
0 1	A	A	A	D
10	A	A	D	D
11	D	D	D	D

Legend: A = Analog input, D = Digital I/O

^{© 1996} Microchip Technology Inc.

8.8 <u>A/D Speed, Resolution and Capacitor</u> <u>Selection</u>

The conversion time for the A/D converter on the PIC14000 can be calculated using the equation:

Conversion Time = $(1/Fosc) \times 2^{N}$

Where Fosc is the oscillator frequency and N is the number of bits of resolution desired.

Therefore at 4MHz, the conversion time for 16 bits is 16.384 msec. Conversely, it is 256 μ sec for 10 bits.

Choosing the correct ramp capacitor for the CDAC pin is required to achieve the desired resolution, conversion time and full scale input voltage. The equation for selecting the ramp capacitor value is:

Capacitor = (conversion time in seconds) X (current source output in amps) / (full scale in volts)

Table 8-6 provides example capacitor values for the desired A/D resolution, conversion time, and full scale voltage measurement.

TABLE 8-6: CDAC CAPACITOR SELECTION (EXAMPLES FOR FULL SCALE OF 3.5V AND 1.5V)

A/D Resolution (Bits)	Conversion Time (Seconds)	Full Scale (Volts)	A/D Current Source Output (μamps)	Calculated CDAC Capacitor (Farads)	CDAC Capacitor Nearest Standard Value
16	0.016384	3.5	24.75	1.17E-07	.1uF
14	0.004096	3.5	24.75	2.93E-08	.022uF
12	0.001024	3.5	24.75	7.31E-09	6800pF
16	0.016384	1.5	24.75	2.73E-07	0.22µF
14	0.004096	1.5	24.75	6.83E-08	68nF
12	0.001024	1.5	24.75	1.71E-08	15nF

Note: Assumes Fosc of 4 MHz.

9.0 OTHER ANALOG MODULES

The PIC14000 has additional analog modules for mixed signal applications. These include:

- bandgap voltage reference
- · comparators with programmable references
- internal temperature sensor
- voltage regulator control

9.1 Bandgap Voltage Reference

The bandgap reference circuit is used to generate a 1.2V nominal stable voltage reference for the A/D and the low-voltage detector. The bandgap reference is channel 4 of the analog mux. The bandgap reference voltage is stored in the calibration space EPROM (See Table 4-2). To enable the bandgap reference REFOFF (SLPCON<5>) must be cleared.

9.2 Level-Shift Networks

The RA1/AN1 and RA5/AN5 pins have an internal level-shift network. A current source and resistor are used to bias the pin voltage by about +0.5V into a range usable by the A/D converter. The nominal value of bias current source is 5 μ A and the resistor is 100 kohms.

The level-shift function can be turned on by clearing the LSOFF bit (SLPCON<4>) to '0'.

Note: The minimum voltage permissible at the RA1/AN1 and RA5/AN5 pins is -0.3V. The input protection diodes will begin to turn on beyond -0.3V, introducing significant errors in the A/D readings. Under no conditions should the pin voltage fall below -0.5V.

9.2.1 ZEROING/FILTERING SWITCHES


The RA1/AN1 and RA5/AN5 inputs also have a matched pair of pass gates useful for current-measurement applications. One gate is connected between the pin and the level-shift network. The second pass gate is connected to ground as shown in Figure 9-1. By setting the ADZERO bit (ADCON0<0>), a zero-current condition is simulated. Subsequent A/D readings are calculated relative to this zero count from the A/D. This zeroing of the current provides very high accuracies at low current values where it is most needed.

For additional noise filtering or for capturing short duration periodic pulses, an optional filter capacitor may be connected from the SUM pin to ground (this feature is available for RA1/AN1 only). This forms an RC network with the internal 100 kohm (nominal) bias resistor to act as a low pass filter. The capacitor size can be adjusted for the desired time constant.

A switch is included between the output from the RA1/AN1 level-shift network and the SUM pin. This switch is closed during A/D sampling periods and is automatically opened during a zeroing operation (if ADZERO = '1'). If not required in the system, this pin should be left floating (not connected).

Setting the LSOFF bit (SLPCON<4>) disables the level-shift networks, so the RA1/AN1 and RA5/AN5 pins can continue to be used as general-purpose analog inputs.






9.3 Slope Reference Voltage Divider

The slope reference voltage divider circuit, consisting of a buffer amplifier and resistor divider, is connected to the internal bandgap reference producing two other voltage references called SREFHI and SREFLO (see Figure 9-2). SREFHI is nominally the same as the bandgap voltage, 1.2V, and SREFLO is nominally 0.13V. These reference voltages are available on two of the analog multiplexer channels. The A/D module and firmware can measure the SREFHI and SREFLO voltages, and in conjunction with the KREF and KBG calibration data correct for the A/D's offset and slope errors. See AN624 for further details.

9.4 Internal Temperature Sensor

The internal temperature sensor is connected to the channel 7 input of the A/D converter. The sensor voltage is 1.05V nominal at 25°C and its temperature coefficient is approximately 3.7mV/°C. The sensor voltage at 25°C and the temperature coefficient values are stored in the calibration space EPROM (See Table 4-2). To enable the temperature sensor, the TEMPOFF bit (SLPCON<1>) must be cleared.





9.5 <u>Comparator and Programmable</u> <u>Reference Modules</u>

9.5.1 COMPARATORS

The PIC14000 includes two independent low-power comparators for comparing the programmable reference outputs to either the RA1/AN1 or RA5/AN5 pins. The negative input of each comparator is tied to one of the reference outputs as shown in Figure 9-3. The comparator positive inputs are connected to the output of the RA1/AN1 and RA5/AN5 level-shift networks.

At reset, the RA1/AN1 level-shift output is connected to the positive inputs of both comparators. This allows a window comparison of the RA1/AN1 voltage using the two programmable references and comparators. Setting CMBOE (CMCON<5>) changes the configuration so that RA1/AN1 and RA5/AN5 may be independently monitored.

The comparator outputs can be read by the CMAOUT (CMCON<2>) and CMBOUT (CMCON<6>) bits. These are read-only bits and writes to these locations have no effect.

Either a rising or falling comparator output can generate an interrupt to the CPU as controlled by the polarity bits CPOLA (CMCON<0>) and CPOLB (CMCON<4>). The CMIF bit (PIR1<7>) interrupt flag is set whenever the exclusive-OR of the comparator output CMxOUT and the CPOLx bits equal a logic one. As with other peripheral interrupts, the corresponding enable bit CMIE (PIE1<7>) must also be set to enable the comparator interrupt. In addition, the global interrupt enable and peripheral interrupt enable bits INTCON<7:6> must also be set. This comparator interrupt is level sensitive. The comparator outputs are visible at either RC1/CMPA or RD2/CMPB pins by setting the CMAOE (CMCON<1>) or CMBOE (CMCON<5>) bits. Setting CMxOE does not affect the comparator operation. It only enables the pin function regardless of the port TRIS register setting.

Both the references and the comparators are enabled by clearing the CMOFF (SLPCON<2>) bit.

9.5.2 PROGRAMMABLE REFERENCES

The PIC14000 includes two independent, programmable voltage references. Each reference is built using two resistor ladders, bandgap-referenced current source, and analog multiplexers. The first ladder contains 32 taps, and is divided into three ranges (upper, middle, and lower) to provide a coarse voltage adjustment. The coarse ladder includes 1k and 10k resistors yielding a step size of either 5 or 50 mV (nominal) depending on the selected range. Figure 9-8 shows the comparator and reference architecture.

A second ladder contains eight taps, and is connected across the selected coarse ladder resistor to increase resolution. This subdivides the coarse ladder step by approximately 1/8. Thus, resolutions approaching 5/8 mV are obtainable.

^{© 1996} Microchip Technology Inc.


Two registers PREFA (9Bh) and PREFB (9Ch) are used to select the reference output voltages. The PREFx<7:3> bits select the output from the coarse ladder, while PREFx<2:0> bits are for the fine-tune adjustment. Table 9-1 and Table 9-2 show the reference decoding.

These voltages are visible at either RC0/REFA or RD3/REFB pins by setting the CMAOE (CMCON<1>) or CMBOE (CMCON<5>) bits. Setting CMxOE does not affect the reference voltages. It only enables the pin function regardless of the port TRIS register setting. These outputs are not buffered, so they cannot directly drive any DC loads.

The reference outputs are also connected to two independent comparators, COMPA and COMPB. Thus, the references can be used to set the comparator trippoints. The A/D converter can also monitor the reference outputs via A/D channels 8 and 9. Refer to Section 8 for the description of the A/D operation.

The programmable reference output is designed to track the output from the level shift network. However, there will always be some mismatch due to component drift. For best accuracy, the A/D should be used to periodically calibrate the references to the desired set-point.

FIGURE 9-3: COMPARATOR AND PROGRAMMABLE REFERENCE BLOCK DIAGRAM (ONE OF TWO SHOWN)



DS40122B-page 68


		F	PREFx<7:3	>		Nominal Output Voltage Range (V)
	0	1	1	1	1	0.8000 - 0.8500
Γ	0	1	1	1	0	0.7500 - 0.8000
Upper	0	1	1	0	1	0.7000 - 0.7500
	0	1	1	0	0	0.6500 - 0.7000
	0	1	0	1	1	0.6000 - 0.6500
	0	1	0	1	0	0.5500 - 0.6000
	0	1	0	0	1	0.5450 - 0.5500
	0	1	0	0	0	0.5400 - 0.5450
	0	0	1	1	1	0.5350 - 0.5400
	0	0	1	1	0	0.5300 - 0.5350
	0	0	1	0	1	0.5250 - 0.5300
	0	0	1	0	0	0.5200 - 0.5250
	0	0	0	1	1	0.5150 - 0.5200
	0	0	0	1	0	0.5100 - 0.5150
	0	0	0	0	1	0.5050 - 0.5100
Middle	0	0	0	0	0	0.5000 - 0.5050
Middle	1	0	0	0	0	0.4950 - 0.5000
	1	0	0	0	1	0.4900 - 0.4950
	1	0	0	1	0	0.4850 - 0.4900
Γ	1	0	0	1	1	0.4800 - 0.4850
Γ	1	0	1	0	0	0.4750 - 0.4800
Γ	1	0	1	0	1	0.4700 - 0.4750
	1	0	1	1	0	0.4650 - 0.4700
	1	0	1	1	1	0.4600 - 0.4650
F	1	1	0	0	0	0.4550 - 0.4600
	1	1	0	0	1	0.4500 - 0.4550
	1	1	0	1	0	0.4000 - 0.4500
F	1	1	0	1	1	0.3500 - 0.4000
Lower	1	1	1	0	0	0.3000 - 0.3500
F	1	1	1	0	1	0.2500 - 0.3000
F	1	1	1	1	0	0.2000 - 0.2500
F	1	1	1	1	1	0.1500 - 0.2000

TABLE 9-1: PROGRAMMABLE REFERENCE COARSE RANGE SELECTION

TABLE 9-2: PROGRAMMABLE REFERENCE FINE RANGE SELECTION

PI	REFx<2:	0>	Fractional Value Of The Coarse Range
0	0	0	1/8
0	0	1	1/4
0	1	0	3/8
0	1	1	1/2
1	0	0	5/8
1	0	1	3/4
1	1	0	7/8
1	1	1	1

FIGURE 9-4: PROGRAMMABLE REFERENCE TRANSFER FUNCTION



9Dh		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMCON		U	CMBOUT	CMBOE	CPOLB	U	CMAOUT	CMAOE	CPOLA
Read/Write	9	—	R	R/W	R/W	_	R	R/W	R/W
POR value	00h	0	0	0	0	0	0	0	0
Bit	Nam	ne	Functi	on					
B7			Unimplemer	nted. Read a	is '0'.				
			Comparator	B Output					
B6	СМВС		Reading this effect.	s bit returns t	he status of	the compara	tor B output. V	Vrites to this	oit have no
			Comparator	B Output Er	nable				
B5	CMB	-	 1 = Comparator B output is available on RD2/CMPB pin and Reference B output is available on RD3/REFB pin. 0 = RD2/CMPB and RD3/REFB assume normal PORTD function. 						utput is
			Comparator B Polarity Bit						
B4	CPO				comparator B put of compa				
B3	_		Unimplemer	nted. Read a	ıs '0'.				
			Comparator	A Output					
B2	CMAC		Reading this effect.	s bit returns t	he status of	the compara	tor A output. V	Vrites to this	oit have no
			Comparator	A Output Er	nable				
B1	CMA		 1 = Comparator A output is available on RC1/CMPA pin and Reference A output is available on RC0/REFA pin. 0 = RC0/REFA and RC1/CMPA assume normal PORTC function. 						tput is
			Comparator	A Polarity B	it				
B0	CPO				comparator A put of compa				

FIGURE 9-5: COMPARATOR CONTROL REGISTER

FIGURE 9-6: PREFA REGISTER

9Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PREFA	PRA7	PRA6	PRA5	PRA4	PRA3	PRA2	PRA1	PRA0
Read/Write	R/W							
POR value 00h	0	0	0	0	0	0	0	0

Bit	Name	Function
B7-B0	PRA7 PRA6 PRA5 PRA4 PRA3 PRA2 PRA1 PRA0	Programmable Reference A Voltage Select Bits. See Table 9-1 and Table 9-2 for decoding.

FIGURE 9-7: PREFB REGISTER


9Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PREFB	PRB7	PRB6	PRB5	PRB4	PRB3	PRB2	PRB1	PRB0
Read/Write	R/W							
POR value 00h	0	0	0	0	0	0	0	0

Bit	Name	Function
B7-B0	PRB7 PRB6 PRB5 PRB4 PRB3 PRB2 PRB1 PRB0	Programmable Reference B Voltage Select Bits. See Table 9-1 and Table 9-2 for decoding.

9.6 <u>Voltage Regulator Output</u>

For systems with a main supply voltage above 6V, an inexpensive, low quiescent current voltage regulator can be formed by connecting the VREG pin to an external resistor and FET as shown in Figure 9-8. This circuit will provide a VDD of about 5V, after the voltage drop across the FET.





^{© 1996} Microchip Technology Inc.

NOTES:

10.0 SPECIAL FEATURES OF THE CPU

What sets apart a microcontroller from other processors are special circuits to deal with the needs of real time applications. The PIC14000 has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC (oscillator) selection
 - Crystal/resonator
 - Internal oscillator
- · Reset options
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)

- Interrupts
- Watchdog Timer (WDT)
- SLEEP and HIBERNATE modes
- Code protection
- In-circuit serial programming

These features will be described in the following sections.

10.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

2007h		Bit 13-8	Bit 7	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 3						Bit 0	
BITS		r	CPC	r	CPP1	CPP0	PWRTE	WDTE	r	FOSC	
Read/Write		R/W	R/W	Reserved	R/W	R/W	R/W	R/W	Reserved	R/W	
Erased value	le	1	1	1	1	1	1	1	1	1	
Bit		Name		Function							
B13-B8	r		Reserv	/ed							
В7	СР	CPC Calibration Space Code Protection Bit 1 = Calibration space is readable and programmable 0 = Calibration space is write protected									
B6	r			Reserved							
B5	CPP1			Program Space Code Protection Bit 1 = Program space is readable and programmable 0 = Program space is read/write protected							
B4	CPP0			Program Space Code Protection Bit 1 = Program space is readable and programmable 0 = Program space is read/write protected							
В3	PW	/RTE	Power-up Timer Enable Bit 1 = Power-up timer is disabled 0 = Power-up timer is enabled								
B2	WE	DTE	Watchdog Timer Enable Bit 1 = WDT is enabled 0 = WDT is disabled								
B1	r		Reserved								
В0	FOSC Oscillator Selection Bit 1 = IN oscillator (internal) 0 = HS oscillator (crystal/resonator)										

FIGURE 10-1: CONFIGURATION WORD

© 1996 Microchip Technology Inc.

1

· 1 E

. . .

101

10.2 Oscillator Configurations

The PIC14000 can be operated with two different oscillator options. The user can program a configuration word (CONFIG<0>) to select one of these:

- HS High Speed Crystal/Ceramic Resonator (CONFIG<0> ='0')
- IN Internal oscillator (CONFIG<0> ='1') (Default)
- 10.2.1 INTERNAL OSCILLATOR CIRCUIT

The PIC14000 includes an internal oscillator option that offers additional cost and board-space savings. No external components are required. The nominal operating frequency is 4 MHz. The frequency is measured and stored into the calibration space in EPROM. By selecting IN mode OSC1/PBTN becomes a digital input (with weak internal pull-up resistor) and can be read via bit MISC<0>. Writes to this location have no effect. The OSC1/PBTN input is capable of generating an interrupt to the CPU if enabled (Section 10.6). Also, the OSC2 pin becomes a digital output for general purpose use and is accessed via MISC<1>. Writes to this bit directly affect the OSC2 pin. Reading this bit returns the contents of the output latch. The MISC register format is shown in Figure 10-2.

The OSC2 pin can also output the IN oscillator frequency, divided-by-four, by setting INCLKEN (MISC<2>).

Note: The OSC2 output buffer provides less drive than standard I/O.

9Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MISC	SMHOG	SPGNDB	SPGNDA	I ² CSEL	SMBUS	INCLKEN	OSC2	OSC1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
POR value 00h	0	0	0	0	0	0	0	Х


Bit	Name	Function
В7	SMHOG	SMHOG enable 1 = Stretch I ² C CLK signal (hold low) when receive data buffer is full (refer to Section 7.5.4). For pausing I ² C transfers while preventing interruptions of A/D conversions. 0 = Disable I ² C CLK stretch.
B6	SPGNDB	Serial Port Ground Select 1 = PORTD<1:0> ground reference is the RD5/AN5 pin. 0 = PORTD<1:0> ground reference is Vss.
B5	SPGNDA	Serial Port Ground Select 1 = PORTC<7:6> ground reference is the RA1/AN1 pin. 0 = PORTC<7:6> ground reference is Vss.
B4	I ² CSEL	I ² C Port select Bit. 1 = PORTD<1:0> are used as the I ² C clock and data lines. 0 = PORTC<7:6> are used as the I ² C clock and data lines.
вз	SMBus	SMBus-Compatibility Select 1 = SMBus compatibility mode is enabled. PORTC<7:6> and PORTD<1:0> have SMBus-compatible input thresholds. 0 = SMBus-compatibility is disabled. PORTC<7:6> and PORTD<1:0> have Schmitt Trig- ger input thresholds.
B2	INCLKEN	Oscillator Output Select (available in IN mode only). 1 = Output IN oscillator signal divided by four on OSC2 pin. 0 = Disconnect IN oscillator signal from OSC2 pin.
B1	OSC2	OSC2 output port bit (available in IN mode only). Writes to this location affect the OSC2 pin in IN mode. Reads return the value of the output latch.
В0	OSC1	OSC1 input port bit (available in IN mode only). Reads from this location return the status of the OSC1 pin in IN mode. Writes have no effect.

FIGURE 10-2: MISC REGISTER

10.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATOR

In HS mode, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. A parallel cut crystal is required. Use of a series cut crystal may give a frequency outside of the crystal manufacturer's specifications. When in HS mode, the device can have an external clock source to drive the OSC1 pin.

FIGURE 10-3: CRYSTAL/CERAMIC RESONATOR OPERATION (HS OSC CONFIGURATION)



See Table 10-1 and Table 10-2 for recommended values of C1 and C2.

Note 1: A series resistor may be required for AT strip cut crystals.

FIGURE 10-4: EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




TABLE 10-1: CERAMIC RESONATORS

Mode	Freq	C1	C2			
HS	IS 4 MHz 15 - 68 pF 15 - 68 pF					
	10 - 68 pF	10 - 68 pF				
16 MHz 10 - 22 pF 10 - 22						
the	Note : Recommended values of C1 and C2 are identical to the ranges tested table. Higher capacitance increases the stability of					
oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.						
Resonators Used:						
4 MHz	1Hz Murata Erie CSA4.00MG +/5%					
8 MHz	Murata Erie C	SA8.00MT	+/5%			
16 MHz	IHz Murata Erie CSA16.00MX +/5%					
All re	sonators used di	d not have built-in	capacitors.			

TABLE 10-2:CAPACITOR SELECTION
FOR CRYSTAL OSCILLATOR


Mode	Mode Freq C1 C2						
HS	4 MHz	15 - 33 pF	15 - 33 pF				
	8 MHz	15 - 47 pF	15 - 47 pF				
	20 MHz 15 - 47 pF 15 - 47 pF						
Note : Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components. For VDD > 4.5V, C1 = C2 ≈ 30pf is recommended.							

10.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.

Figure 10-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.


FIGURE 10-5: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



^{© 1996} Microchip Technology Inc.

Figure 10-6 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 10-6: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



10.3 <u>Reset</u>

The PIC14000 differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during SLEEP
- WDT Reset (normal operation)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the $\overline{\text{MCLR}}$ and WDT Reset, and on $\overline{\text{MCLR}}$ Reset during SLEEP. They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different reset situations as indicated in Table 10-3. These bits are used in software to determine the nature of the reset. See Table 10-5 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 10-7.

The devices all have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

FIGURE 10-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




	TABLE 10-3:	STATUS BITS AND THEIR SIGNIFICANCE
--	-------------	------------------------------------

POR	TO	PD	Meaning			
0	1	1	Power-On Reset			
0	0	Х	Illegal, TO is set on POR			
0	Х	0	Illegal, PD is set on POR			
1	0	1	WDT reset during normal operation			
1	0	0	WDT time-out wakeup from sleep			
1	1	1	MCLR reset during normal operation			
1	1	0	MCLR reset during SLEEP or HIBERNATE, or interrupt wake-up from SLEEP or HIBERNATE.			

10.4 Low-Voltage Detector

The PIC14000 contains an integrated low-voltage detector. The supply voltage is divided and compared to the bandgap reference output. If the supply voltage (VDD) falls below VTRIP-, then the low-voltage detector will cause \overline{LVD} (PCON<0>) to be reset. This bit can be read by software to determine if a low voltage condition occurred. This bit must be set by software.

The nominal values of the low-voltage detector trip points are as follows:

- VTRIP- = 2.55V
- VTRIP+ = 2.60V
- Hysteresis (VTRIP+ VTRIP-) = 55 mV

10.5 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT) and Oscillator Start-up</u> <u>Timer (OST)</u>

10.5.1 POWER-ON RESET (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the $\overline{\text{MCLR}}$ pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*."

10.5.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from $\overline{\text{POR}}$. The power-up timer operates from a local internal oscillator. The chip is kept in reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, $\overline{\text{PWRTE}}$, can disable (if set, or unprogrammed) or enable (if cleared, or programmed) the power-up timer.

The power-up timer delay will vary from chip to chip and due to VDD and temperature.

10.5.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycles (from OSC1 input) delay after the PWRT delay is over. This guarantees that the crystal oscillator or resonator has started and stabilized.

10.5.4 IN OSCILLATOR START-UP


There is an 8-cycle delay in IN mode to ensure stability only after a Power-on Reset (POR) or wake-up from SLEEP.

10.5.5 TIMEOUT SEQUENCE

On power-up the time-out sequence is as follows: First the PWRT time-out is invoked after POR has expired. The OST is activated only in HS (crystal oscillator) mode. The total time-out will vary based on the oscillator configuration and PWRTE status. For example, in IN mode, with PWRTE unprogrammed (PWRT disabled), there will be no time-out delay at all. Figure 13-4 depicts the power-on reset time-out sequences.

Table 10-4 shows the reset conditions for some special registers, while Table 10-5 shows the reset conditions for all registers.

FIGURE 10-8: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- External power-on reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
- 2. R < 40 K Ω is recommended to make sure that voltage drop across R does not exceed 0.2V (max leakage current spec on MCLR pin is 5 μ A). A larger voltage drop will degrade VIH level on MCLR pin.
- 3. R1 = 100 Ω to 1 K Ω will limit any current flowing into $\overline{\text{MCLR}}$ from external capacitor C in the event of $\overline{\text{MCLR}}$ pin breakdown due to ESD or EOS.

TABLE 10-4: RESET CONDITION FOR SPECIAL REGISTERS

Condition	PCL Addr: 02h	STATUS Addr: 03h	PCON Addr: 8Eh	
Power-on Reset	000h	0001 1xxx	00x	
MCLR reset during normal operation	000h	0001 luuu	uux	
MCLR reset during SLEEP	000h	0001 Ouuu	uux	
WDT reset during normal operation	000h	0000 luuu	uux	
WDT during SLEEP	PC + 1	นนน0 0นนน	uux	
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul Ouuu	uux	

Legend: u = unchanged

x = unknown

- = unimplemented, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 10-5: RESET CONDITIONS FOR REGISTERS
--

Register	Address	Power-on Reset	MCLR reset during - normal operation - SLEEP WDT time-out during normal operation	Wake-up from SLEEP through interrupt Wake up from SLEEP through WDT time-out
W	-	XXXX XXXX	uuuu uuuu	นนนน นนนน
INDF	00h/80h	-	-	-
TMR0	01h	xxxx xxxx	uuuu uuuu	นนนน นนนน
PCL	02h/82h	0000h	0000h	PC + 1 ⁽²⁾
STATUS	03h/83h	0001 1xxx	000? ?uuu ⁽³⁾	uuu? ?uuu ⁽³⁾
FSR	04h/84h	XXXX XXXX	uuuu uuuu	นนนน นนนน
PORTA	05h	xxxx	uuuu	uuuu
PORTC	07h	XXXX XXXX	uuuu uuuu	นนนน นนนน
PORTD	08h	xxxx xxxx	uuuu uuuu	นนนน นนนน
PCLATH	0Ah/8Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh	0000 000x	0000 000u	uuuu uuuu(1)
PIR1	0Ch	0000 0000	0000 0000	uuuu uuuu ⁽¹⁾
ADTMRL	0Eh	0000 0000	0000 0000	นนนน นนนน
ADTMRH	0Fh	0000 0000	0000 0000	นนนน นนนน
I2CBUF	13h	xxxx xxxx	uuuu uuuu	นนนน นนนน
I2CCON	14h	0000 0000	0000 0000	นนนน นนนน
ADCAPL	15h	0000 0000	0000 0000	นนนน นนนน
ADCAPH	16h	0000 0000	0000 0000	นนนน นนนน
ADCON0	1Fh	0000 0010	0000 0010	นนนน นนนน
OPTION	81h	1111 1111	1111 1111	นนนน นนนน
TRISA	85h	1111	1111	uuuu
TRISC	87h	1111 1111	1111 1111	นนนน นนนน
TRISD	88h	1111 1111	1111 1111	นนนน นนนน
PIE1	8Ch	0000 0000	0000 0000	นนนน นนนน
PCON	8Eh	0x	uu	
SLPCON	8Fh	0011 1111	0011 1111	นนนน นนนน
I2CADD	93h	0000 0000	0000 0000	นนนน นนนน
I2CSTAT	94h	00 0000	00 0000	uu uuuu
PREFA	9Bh	0000 0000	0000 0000	นนนน นนนน
PREFB	9Ch	0000 0000	0000 0000	นนนน นนนน
CMCON	9Dh	0x00 0x00	0x00 0x00	นนนน นนนน
MISC	9Eh	0000 000x	0000 000x	นนนน นนนน
ADCON1	9Fh	0000 0000	0000 0000	นนนน นนนน

Legend: u=unchanged, x =unknown, - = unimplemented, reads as '0', ? = value depends on condition.

Note 1: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 10-4 for reset value for specific condition.

10.6 Interrupts

The PIC14000 has several sources of interrupt:

- External interrupt from OSC1/PBTN pin
- I²C port interrupt
- PORTC interrupt on change (pins RC<7:4> only)
- Timer0 overflow
- A/D timer overflow
- A/D converter capture event
- · Programmable reference comparator interrupt

This section addresses the external and Timer0 interrupts only. Refer to the appropriate sections for description of the serial port, programmable reference and A/D interrupts.

INTCON records individual interrupt requests in flag bits. It also has individual and global enable bits. The peripheral interrupt flags reside in the PIR1 register. Peripheral interrupt enable interrupts are contained in the PIE1 register.

Global interrupt masking is controlled by GIE (INTCON<7>). Individual interrupts can be disabled through their corresponding mask bit in the INTCON register. GIE is cleared on reset to mask interrupts.

When an interrupt is serviced, the GIE is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h, the interrupt vector. For external interrupt events, such as the I²C interrupt, the interrupt latency will be 3 or 4 instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for 1 or 2 cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit to allow polling.

The return from interrupt instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit to re-enable interrupts.

- Note 1: The individual interrupt flags will be set by the specified condition even though the corresponding interrupt enable bit is cleared (interrupt disabled) or the GIE bit is cleared (all interrupts disabled).
- Note 2: If an interrupt occurs while the Global Interrupt Enable (GIE) bit is being cleared, the GIE bit may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:
- 1. An instruction clears the GIE bit while an interrupt is acknowledged.
- 2. The program branches to the interrupt vector and executes the Interrupt Service Routine.
- 3. The interrupt service routine completes with the execution of the RETFIE instruction. This causes the GIE bit to be set (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.

The method to ensure that interrupts are globally disabled is:

1. Ensure that the GIE bit was cleared by the instruction, as shown in the following code:

LOOP:	BCF	INTCON, GIE	;	Disable Global Interrupts
	BTFSC	INTCON, GIE	;	Global Interrupts Disabled?
	GOTO	LOOP	;	No, try again
	:		;	Yes, continue with program
			;	flow




FIGURE 10-9: INTERRUPT LOGIC SCHEMATIC

10.6.1 EXTERNAL INTERRUPT

An external interrupt can be generated via the OSC1/PBTN pin if IN (internal oscillator) mode is enabled. This interrupt is falling edge triggered. When a valid edge appears on OSC1/PBTN pin, PBIF (PIR1<4>) is set. This interrupt can be disabled by clearing PBIE (PIE1<4>). PBIF must be cleared in soft-

ware in the interrupt service routine before re-enabling the interrupt. This interrupt can wake up the processor from SLEEP if PBIE bit is set (interrupt enabled) prior to going into SLEEP mode. The status of the GIE bit determines whether or not the processor branches to the interrupt vector following wake-up. The timing of the external interrupt is shown in Figure 10-10.

FIGURE 10-10: EXTERNAL (OSC1/PBTN) INTERRUPT TIMING

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4						
INTERNAL OSC								
CLKOUT(3)								
PBTN pin		(1)	1 1 1	 	· · ·			
PBIF flag (PIR<4>)			Interrupt Latency	1 1 1 1 	· · · · · · · · · · · · · · · · · · ·			
GIE bit (INTCON<7>)			(Note 2)	1 1 1				
INSTRUCTIO	N.FLOW		1	1 1 1	1 I 1 I 1 I			
PC	PC	PC+1	PC+1	0004h	0005h			
Instruction {	Inst (PC)	Inst (PC+1)	-	l Inst (0004h)	Inst (0005h)			
Instruction (Inst (PC-1)	Inst (PC)	Dummy Cycle	Dummy Cycle	Inst (0004h)			
Notes: 1. PBIF flag is sampled here (every Q1) 2. Interrupt latency = 3-4Tcy where Tcy = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction. 3. Available only in IN oscillator mode on OSC2. 4. For minimum width spec of PBTN pulse, refer to AC specs. 5. PBIF is enabled to be set anytime during the Q4-Q1 cycles.								

^{© 1996} Microchip Technology Inc.

10.6.2 TIMER0 INTERRUPT

An overflow (FFh \rightarrow 00h) in Timer0 will set the T0IF (INTCON<2>) flag. Setting T0IE (INTCON<5>) enables the interrupt.

10.6.3 PORTC INTERRUPT ON CHANGE

An input change on PORTC<7:4> sets RCIF (PIR1<2>). Setting RCIE (PIE1<2>) enables the interrupt. For operation of PORTC, refer to Section 5.2.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RCIF interrupt flag may not be set.

10.6.4 CONTEXT SWITCHING DURING INTERRUPTS

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, for example, W register and Status register. Example 10-1 is an example that shows saving registers in RAM.

EXAMPLE 10-1: SAVING STATUS AND W REGISTERS IN RAM

MOVWF SWAPF	W_TEMP STATUS,W	;Copy W to TEMP register, could be any bank ;Swap status to be saved into W
BCF	STATUS, RP1	;Change to bank zero, regardless of current bank
BCF	STATUS, RPO	;
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:		
:(ISR)		
:		
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

10.7 <u>Watchdog Timer (WDT)</u>

The watchdog timer is realized as a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the IN oscillator used to generate the CPU and A/D clocks. That means that the WDT will run even if the clock has been stopped, for example, by execution of a SLEEP instruction. Refer to Section 10.8.1 for more information.

During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation.

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0'. Its oscillator can be shut down to conserve battery power by entering HIBERNATE Mode. Refer to Section 10.8.3 for more information on HIBERNATE mode.

CAUTION: Beware of disabling WDT if software routines require exiting based on WDT reset. For example, the MCU will not exit HIBERNATE mode based on WDT reset.

A block diagram of the watchdog timer is shown in Figure 10-11. It should be noted that a RESET generated by the WDT time-out does not drive $\overline{\text{MCLR}}$ low.




FIGURE 10-11: WATCHDOG TIMER BLOCK DIAGRAM (WITH TIMER0)

^{© 1996} Microchip Technology Inc.

10.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (with no prescaler). The time-out periods vary with temperature, VDD and process variations (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION registers. Thus, time-out periods up to 2.3 seconds can be realized. The CLRWDT and SLEEP instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.

The $\overline{\text{TO}}$ bit in the status register will be cleared upon a watchdog timer time-out. The WDT time-out period (no prescaler) is measured and stored in calibration space at location 0FD2h.

10.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst-case conditions (minimum VDD, maximum temperature, maximum WDT prescaler) it may take several seconds before a WDT time-out occurs. Refer to Section 6.3 for prescaler switching considerations.

10.8 <u>Power Management Options</u>

The PIC14000 has several power management options to prolong battery lifetime. The SLEEP instruction halts the CPU and can turn off the on-chip oscillators. The CPU can be in SLEEP mode, yet the A/D converter can continue to run. Several bits are included in the SLPCON register (8Fh) to control power to analog modules.

Function	Summary
CPU Clock	OFF during SLEEP/HIBERNATE mode, ON otherwise
Main Oscillator	ON if NOT in SLEEP mode. In SLEEP mode, controlled by OSCOFF bit, SLPCON<3>.
Watchdog Timer	Controlled by WDTE, 2007h<2> and HIBEN, SLPCON<7>
Temperature Sensor	Controlled by TEMPOFF, SLPCON<1>
Low-voltage Detector	Controlled by REFOFF, SLPCON<5>
Comparator and Programmable References	Controlled by CMOFF, SLPCON<2>
A/D Comparator	Controlled by ADOFF, SLPCON<0>
Programmable Current Source	Controlled by ADOFF, SLPCON<0> and ADCON1<7:4>
Slope Reference Voltage Divider	Controlled by ADOFF, SLPCON<0>
Level Shift Networks	Controlled by LSOFF, SLPCON<4>
Bandgap Reference	Controlled by REFOFF, SLPCON<5>
Voltage Regulator Control	Always ON. Does not consume power if unconnected.
Power On Reset	Always ON, except in SLEEP/HIBERNATE mode

TABLE 10-6: SUMMARY OF POWER MANAGEMENT OPTIONS

Note: Refer to analog specs for individual peripheral operating currents.

10.8.1 SLEEP MODE

The SLEEP mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If SLEEP mode is enabled, the WDT will be cleared but keep running. The \overline{PD} bit in the STATUS register is cleared, the \overline{TO} bit is set, and on-chip oscillators are shut off, except the WDT RC oscillator, which continues to run. The I/O ports maintain the status they had before the SLEEP command was executed (driving high, low, or high-impedance).

It is an option while in SLEEP mode to leave the on-chip oscillator running. This option allows an A/D conversion to continue while the CPU is in SLEEP mode. The CPU clocks are stopped in this condition to preserve power. The operation of the on-chip oscillator during SLEEP is controlled by OSCOFF (SLPCON<3>). Clearing this bit to '0' allows the oscillator to continue to run. This bit is only active in SLEEP mode.

For lowest power consumption in this mode, all I/O pins should be either at VDD or Vss with no external circuitry drawing current from the I/O pin. I/O pins that are high-impedance inputs should be pulled high or low externally to avoid leakage currents caused by floating inputs. The MCLR pin must be at a logic high level (VIH). The contribution from any on-chip pull-up resistors should be considered.

10.8.2 WAKE-UP FROM SLEEP

The PIC14000 can wake up from SLEEP through one of the following events:

- 1. External reset input on $\overline{\text{MCLR}}$ pin
- 2. Watchdog Timer time-out (if WDT is enabled)
- 3. Interrupt from OSC1/PBTN pin
- 4. RC<7:4> port change
- 5. I²C (serial port) start/stop bit detect interrupt.
- 6. Wake-up on programmable reference comparator interrupt.
- 7. A/D conversion complete (comparator trip) interrupt.
- 8. A/D timer overflow interrupt.

An external reset on $\overline{\text{MCLR}}$ pin causes a device reset. The other wake-up events are considered a continuation of program execution. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{\text{PD}}$ bit, which is set on power-up is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused a wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set. Wake-up occurs regardless of the state of bit GIE. If bit GIE is clear, the device continues execution at the instruction after the SLEEP instruction. If bit GIE is set, the device executes the instruction after the SLEEP instruction after the SLEEP instruction after the subsect (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes-up from sleep, regardless of the source of wake-up.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake from SLEEP.

10.8.3 HIBERNATE MODE

HIBERNATE mode is an extension of SLEEP mode with the following additions.


- WDT is forced off
- Weak pull-ups on RC<5:0> are disabled
- Some input buffers are gated-off (refer to Section 5.0)

The HIBERNATE mode is entered by executing a SLEEP instruction with HIBEN (SLPCON<7>) bit set.

The PIC14000 wakes up from HIBERNATE mode via all the same mechanisms as SLEEP mode, except for WDT time-out. HIBERNATE mode allows power consumption to be reduced to a minimum.

FIGURE 10-12: SLPCON REGISTER

8Fh		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SLPCON HIBEN — REFOFF LSOFF OSCOFF CMOFF TEMPOFF A						ADOFF			
Read/Write		R/W	U	R/W	R/W	R/W	R/W	R/W	R/W
POR value 3	Fh	0	0	1	1	1	1	1	1
Bit		Name				Functior	ı		
B7 HIBEN Hibernate Mode Select 1 = Hibernate mode enable 0 = Normal operating mode									
B6	-		Unimp	emented. R	ead as '0'				
B5 REFOFF References Power Control (bandgap reference, low voltage detector, bias generator) 1 = The references are off 0 = The references are on									
B4 LSOFF 1 = The level function a 0 = The level				 evel Shift Network Power Control The level shift network is off. The RA1/AN1, RD5/AN5 inputs can continue to function as either analog or digital. The level shift network is on. The signals at the RA1/AN1, RD5/AN5 inputs are level shifted by approximately 0.5V. 					
В3	Main Oscillator Power Control				ns to				
B2 CMOFF Programmable Reference and Comparator Power Control 1 = The programmable reference and comparator circuits are off 0 = The programmable reference and comparator circuits are on									
B1	B1 TEMPOFF On-chip Temperature Sensor Power Control 1 = The temperature sensor is off 0 = The temperature sensor is on								
B0 ADOFF A/D Module Power Control (comparator, programmable current source, slope reference voltage divider) 1 The A/D module power is off 0 The A/D module power is on									



5: Refer to Section 10.8 for sources.

10.9 <u>Code Protection</u>

The code in the program memory can be protected by programming the code protect bits. When code protected, the contents of the program memory cannot be read out. In code-protected mode, the configuration word (2007h) will not be scrambled, allowing reading of all configuration bits.

10.10 In-Circuit Serial Programming


PIC14000 can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RC6/SCL and RC7/SDA pins low while raising the $\overline{\text{MCLR}}$ (VPP) pin from VIL to VIH. RC6 then becomes the programming clock and RC7 becomes the programmed data. Both RC6 and RC7 are Schmitt trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device. For complete details about serial programming, please refer to the *PIC16C6X/7X Programming Specifications* (Literature #DS30228).

A typical in-system serial programming connection is shown in Figure 10-14.

FIGURE 10-14: TYPICAL IN-SYSTEM SERIAL PROGRAMMING CONNECTION



NOTES:

11.0 INSTRUCTION SET SUMMARY

The PIC14000's instruction set is the same as PIC16CXX. Each instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The instruction set summary in Table 11-2 lists byte-oriented, bit-oriented, and literal and control operations. Table 11-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 11-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
E	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 11-2 lists the instructions recognized by the MPASM assembler.

Figure 11-1 shows the three general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 11-1: GENERAL FORMAT FOR INSTRUCTIONS



© 1996 Microchip Technology Inc.

Preliminary

TABLE 11-2: PIC14000 INSTRUCTION SET

Mnemonic,		Description	Cycles		14-Bit	Opcod	e	Status	Notes
Operands				MSb			LSb	Affected	
BYTE-ORIE	NTED	FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	z	1,2
BIT-ORIEN	red fil	E REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL A	ND CO	NTROL OPERATIONS						1	
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

11.1 Instruction Descriptions

ADDLW	DDLW Add Literal and W					
Syntax:	[<i>label</i>] ADDLW k					
Operands:	$0 \le k \le 25$	5				
Operation:	(W) + k \rightarrow	(W)				
Status Affected:	C, DC, Z					
Encoding:	11	111x	kkkk	kkkk		
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.					
Words:	1					
Cycles:	1					
Example	ADDLW	0x15				
	Before Instruction W = 0x10 After Instruction W = 0x25					

ANDLW	And Literal with W					
Syntax:	[<i>label</i>] ANDLW k					
Operands:	$0 \le k \le 255$					
Operation:	(W) .AND. (k) \rightarrow (W)					
Status Affected:	Z					
Encoding:	11 1001 kkkk kkkk					
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.					
Words:	1					
Cycles:	1					
Example	ANDLW 0x5F					
	Before Instruction W = 0xA3 After Instruction W = 0x03					

ADDWF	Add W and f					
Syntax:	[label] ADDWF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
Operation:	(W) + (f) -	\rightarrow (dest))			
Status Affected:	C, DC, Z					
Encoding:	00	0111	dfff	ffff		
Description:	Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example	ADDWF	FSR,	0			
	F After Instr	N = FSR =	0x17 0xC2 0xD9 0xC2			

ANDWF	AND W with f					
Syntax:	[label] ANDWF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(W) .AND. (f) \rightarrow (dest)					
Status Affected:	Z					
Encoding:	00 0101 dfff ffff					
Description:	AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example	ANDWF FSR, 1					
	Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0x17 FSR = 0x02					

BCF	Bit Clear	f			
Syntax:	[<i>label</i>] B	SCF f,t)		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$				
Operation:	$0 \rightarrow (f < b;$	>)			
Status Affected:	None				
Encoding:	01	00bb	bfff	ffff	
Description:	Bit 'b' in re	gister 'f' is	s cleared.		
Words:	1				
Cycles:	1				
Example	BCF FLAG_REG, 7				
	Before Instruction FLAG_REG = 0xC7 After Instruction FLAG_REG = 0x47				

BTFSC	Bit Test, Skip if Clear					
Syntax:	[label] BTFSC f,b					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	skip if (f) = 0					
Status Affected:	None					
Encoding:	01 10bb bfff ffff					
Description:	If bit 'b' in register 'f' is '0' then the next instruction is skipped. If bit 'b' is '0' then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2 cycle instruction.					
Words:	1					
Cycles:	1(2)					
Example	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • •					
	Before Instruction					
	$\begin{array}{rcl} PC &=& address & \mbox{HERE} \\ \mbox{After Instruction} \\ & \mbox{if FLAG<1} = 0, \\ PC &=& address & \mbox{TRUE} \\ & \mbox{if FLAG<1} = 1, \\ PC &=& address & \mbox{FALSE} \\ \end{array}$					

BSF	Bit Set f				
Syntax:	[<i>label</i>] B	SF f,b			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$				
Operation:	$1 \rightarrow (f < b;$	>)			
Status Affected:	None				
Encoding:	01	01bb	bfff	ffff	
Description:	Bit 'b' in re	gister 'f' is	s set.		
Words:	1				
Cycles:	1				
Example	BSF FLAG_REG, 7				
	BSF FLAG_REG = 0x0A FLAG_REG = 0x0A After Instruction FLAG_REG = 0x8A				

BTFSS	Bit Test f, Skip if Set			
Syntax:	[label] BTFSS f,b			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$			
Operation:	skip if (f) = 1			
Status Affected:	None			
Encoding:	01 11bb bfff ffff			
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2 cycle instruction.			
Words:	1			
Cycles:	1(2)			
Example	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • • •			
	Before Instruction			
	$\begin{array}{rcl} PC &=& address & \mbox{HERE} \\ \mbox{After Instruction} \\ & \mbox{if FLAG<1>= 0,} \\ PC &=& address & \mbox{FALSE} \\ & \mbox{if FLAG<1>= 1,} \\ PC &=& address & \mbox{TRUE} \\ \end{array}$			

CLRF	Clear f		
Syntax:	[label] CLRF f		
Operands:	$0 \le f \le 127$		
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$		
Status Affected:	Z		
Encoding:	00 0001 1fff	ffff	
Description:	The contents of register 'f' are cleared and the Z bit is set.		
Words:	1		
Cycles:	1		
Example	CLRF FLAG_REG		
	Before Instruction FLAG_REG = After Instruction FLAG_REG = Z =	0x5A 0x00 1	

CALL	Call Subroutine		
Syntax:	[<i>label</i>] CALL k		
Operands:	$0 \le k \le 2047$		
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>		
Status Affected:	None		
Encoding:	10 0kkk kkkk kkkk		
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two cycle instruction.		
Words:	1		
Cycles:	2		
Example	HERE CALL THERE		
	Before Instruction PC = Address HERE After Instruction PC = Address THERE TOS = Address HERE+1		

CLRW	Clear W			
Syntax:	[label] CLRW			
Operands:	None			
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$			
Status Affected:	Z			
Encoding:	00 0001 0xxx xxxx			
Description:	W register is cleared. Zero bit (Z) is set.			
Words:	1			
Cycles:	1			
Example	CLRW			
	Before Instruction			
	W = 0x5A			
	After Instruction			
	W = 0x00			
	Z = 1			

CLRWDT	Clear Wa	tchdog	Timer		
Syntax:	[label]	[label] CLRWDT			
Operands:	None				
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$				
Status Affected:	TO, PD				
Encoding:	00	0000	0110	0100	
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.				
Words:	1				
Cycles:	1				
Example	CLRWDT				
	After Inst	WDT cou	nter = nter =	? 0x00 0 1 1	
	. .				

DECF	Decreme	ent f			
Syntax:	[label]	DECF f	,d		
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]				
Operation:	(f) - 1 $ ightarrow$	(dest)			
Status Affected:	Z				
Encoding:	00	0011	dfi	Ef	ffff
Description:	Decremen result is st is 1 the res 'f'.	it register ored in th sult is stor	'f'. If e W i ed ba	'd' is (registe ack in) the er. If 'd' register
Words:	1				
Cycles:	1				
Example	DECF	CNT,	1		
	After Inst	CNT Z) = = =	0x01 0 0x00 1	

Complen	nent f		
[label]	COMF	f,d	
$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \ [0,1] \end{array}$	7		
$(\bar{\mathrm{f}}) ightarrow (\mathrm{des}$	st)		
Z			
00	1001	dfff	ffff
mented. If	'd' is 0 the	e result is	s stored in
1			
1			
COMF	REG	G1,0	
After Inst	REG1 ruction REG1	= 0x = 0x	13 13 50
	$[label]$ $0 \le f \le 12$ $d \in [0,1]$ $(\overline{f}) \rightarrow (des)$ Z $[00]$ The contented. If W. If 'd' is 'register 'f'. 1 $COMF$ Before In After Inst	$\begin{array}{c} 0 \leq f \leq 127 \\ d \in [0,1] \\ (\tilde{f}) \rightarrow (dest) \\ \hline Z \\ \hline 00 & 1001 \\ \hline The contents of regimented. If 'd' is 0 the result of the result register 'f'. \\ 1 \\ 1 \\ \hline COMF & REG \\ \hline \end{array}$	$\begin{bmatrix} label \end{bmatrix} COMF f,d \\ 0 \le f \le 127 \\ d \in [0,1] \\ (\overline{f}) \rightarrow (dest) \\ Z \\ \hline \\ \hline \\ The contents of register 'f' a mented. If 'd' is 0 the result is store register 'f'. \\ 1 \\ 1 \\ COMF \qquad REG1, 0 \\ \hline \\ Before Instruction \\ REG1 = 0x \\ After Instruction \\ REG1 = 0x \\ \hline \\ \end{bmatrix}$

DECFSZ	Decrement f, Skip if 0		
Syntax:	[label] DECFSZ f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$		
Operation:	(f) - 1 \rightarrow (dest); skip if result = 0		
Status Affected:	None		
Encoding:	00 1011 dfff ffff		
Description:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.		
Words:	1		
Cycles:	1(2)		
Example	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •		
	$\begin{array}{rcl} \text{Before Instruction} \\ \text{PC} &= & \text{address HERE} \\ \text{After Instruction} \\ \text{CNT} &= & \text{CNT} - 1 \\ \text{if CNT} &= & 0, \\ \text{PC} &= & \text{address CONTINUE} \\ \text{if CNT} \neq & 0, \\ \text{PC} &= & \text{address HERE} + 1 \\ \end{array}$		

GOTO	Unconditional Branch	INCFSZ	Increment f, Skip if 0	
Syntax:	[<i>label</i>] GOTO k	Syntax:	[label] INCFSZ f,d	
Operands:	$0 \le k \le 2047$	Operands:	$0 \le f \le 127$	
Operation:	$k \rightarrow PC < 10:0 >$		d ∈ [0,1]	
	$PCLATH<4:3> \rightarrow PC<12:11>$	Operation:	(f) + 1 \rightarrow (dest), skip if result = 0	
Status Affected:	None	Status Affected:	None	
Encoding:	10 1kkk kkkk kkkk	Encoding:	00 1111 dfff ffff	
Description: Words:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction.	Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.	
Cycles:	2	Words:	1	
Example	GOTO THERE	Cycles:	1(2)	
	After Instruction PC = Address THERE	Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •	
			Before Instruction PC = address HERE	

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (dest)
Status Affected:	Z
Encoding:	00 1010 dfff ffff
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example	INCF CNT, 1
	$\begin{array}{rrrr} \text{Before Instruction} \\ \text{CNT} &= & 0 \text{xFF} \\ \text{Z} &= & 0 \\ \text{After Instruction} \\ \text{CNT} &= & 0 \text{x00} \\ \text{Z} &= & 1 \end{array}$

IORLW	Inclusive OR Literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Encoding:	11 1000 kkkk kkkk
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example	IORLW 0x35
	Before Instruction W = 0x9A After Instruction W = 0xBF Z = 1

After Instruction

if CNT=

PC =

if CNT≠

PC =

CNT = CNT + 1

0,

0,

address CONTINUE

address HERE +1

IORWF	Inclusive OR W with f	
Syntax:	[label] IORWF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$	
Operation:	(W) .OR. (f) \rightarrow (dest)	
Status Affected:	Z	
Encoding:	00 0100 dfff	ffff
Description:	Inclusive OR the W register with ter 'f'. If 'd' is 0 the result is place the W register. If 'd' is 1 the result placed back in register 'f'.	ed in
Words:	1	
Cycles:	1	
Example	IORWF RESULT, 0	
	$\begin{array}{rrrr} Before Instruction \\ RESULT &= & 0x13 \\ W &= & 0x91 \\ After Instruction \\ RESULT &= & 0x13 \\ W &= & 0x93 \\ Z &= & 1 \end{array}$	

MOVF	Move f		
Syntax:	[label] MOVF f,d		
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]		
Operation:	(f) \rightarrow (dest)		
Status Affected:	Z		
Encoding:	00 1000 dfff ffff		
Description:	The contents of register f is moved to a destination dependant upon the sta- tus of d. If $d = 0$, destination is W reg- ister. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.		
Words:	1		
Cycles:	1		
Example	MOVF FSR, 0		
	After Instruction W = value in FSR register Z = 1		

MOVLW	Move Literal to W		
Syntax:	[<i>label</i>] MOVLW k		
Operands:	$0 \le k \le 255$		
Operation:	$k \rightarrow (W)$		
Status Affected:	None		
Encoding:	11 00xx kkkk kkkk		
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.		
Words:	1		
Cycles:	1		
Example	MOVLW 0x5A		
	After Instruction W = 0x5A		

MOVWF	Move W to f			
Syntax:	[label] MOVWF f			
Operands:	$0 \le f \le 127$			
Operation:	$(W) \to (f)$			
Status Affected:	None			
Encoding:	00 0000 1fff ffff			
Description:	Move data from W register to register 'f'.			
Words:	1			
Cycles:	1			
Example	MOVWF OPTION			
	$\begin{array}{rcl} \text{Before Instruction} & & \\ & \text{OPTION} &= & 0xFF \\ W &= & 0x4F \\ \text{After Instruction} & & \\ & \text{OPTION} &= & 0x4F \\ W &= & 0x4F \end{array}$			

NOP	No Operation			
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No operation			
Status Affected:	None			
Encoding:	000 0000 0xx0 0000			
Description:	No operat	ion.		
Words:	1			
Cycles:	1			
Example	NOP			

RETFIE	Return fr	rom Inte	rrupt	
Syntax:	[label]	RETFIE		
Operands:	None			
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$			
Status Affected:	None			
Encoding:	00	0000	0000	1001
Description:	Return from Interrupt. Stack is POPed and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by set- ting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two cycle instruction.			
Words:	1			
Cycles:	2			
Example	RETFIE			
		rrupt PC = GIE =	TOS 1	

OPTION	Load Op	tion Reg	gister	
Syntax:	[label] OPTION			
Operands:	None			
Operation:	$(W) \rightarrow OPTION$			
Status Affected:	None			
Encoding:	00	0000	0110	0010
Description: Words: Cycles: Example	The conter loaded in t instruction patibility w Since OPT register, th it. 1	he OPTIC is suppo ith PIC16 TION is a	DN registe rted for co C5X produ readable/v	r. This de com- ucts. vritable
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.			

RETLW	Return with Literal in W			
Syntax:	[<i>label</i>] RETLW k			
Operands:	$0 \le k \le 255$			
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC			
Status Affected:	None			
Encoding:	11 01xx kkkk kkkk			
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.			
Words:	1			
Cycles:	2			
Example	CALL TABLE ;W contains table ;offset value . ;W now has table value			
TABLE	ADDWF PC ;W = offset RETLW kl ;Begin table RETLW k2 ; RETLW kn ; End of table Before Instruction W = 0x07			
	After Instruction W = value of k8			

RETURN	Return from Subroutine			
Syntax:	[label]	[label] RETURN		
Operands:	None			
Operation:	$TOS\toF$	ъС		
Status Affected:	None			
Encoding:	00	0000	0000	1000
Description:	Return from POPed and is loaded i This is a tw	d the top nto the pr	of the stac	k (TOS)
Words:	1			
Cycles:	2			
Example	RETURN			
	After Inte	rrupt PC =	TOS	

RRF	Rotate Right f through Carry			
Syntax:	[<i>label</i>] RRF f,d			
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]			
Operation:	See description below			
Status Affected:	С			
Encoding:	00 1100 dfff ffff			
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.			
Words:	1			
Cycles:	1			
Example	RRF REG1,0			
	Before Instruction			
	$\begin{array}{rcl} REG1 &=& 1110 & 0110 \\ C &=& 0 \end{array}$			
	After Instruction			
	REG1 = 1110 0110 W = 0111 0011			

С

= 0

RLF	Rotate Left f through Carry	SLEEP	
Syntax:	[<i>label</i>] RLF f,d	Syntax:	[label] SLEEP
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	Operands:	
Operation:	See description below	Operation:	00h \rightarrow WDT, 0 \rightarrow WDT prescaler,
Status Affected: Encoding:	C		$1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}}$
Description:	The contents of register 'f' are rotated	Status Affected:	TO, PD
Decemption	one bit to the left through the Carry	Encoding:	00 0000 0110 0011
Marda	Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.	Description:	The power-down status bit, PD is cleared. Time-out status bit, TO is set. Watchdog Timer and its pres- caler are cleared. The processor is put into SLEEP mode with the oscillator stopped.
Words:	1		See Section 10.8 for more details.
Cycles:	1	Words:	1
Example	RLF REGL, 0	Cycles:	1
	Before Instruction REG1 = 1110 0110 C = 0 After Instruction REG1 = 1110 0110 W = 1100 1100 C = 1 1	Example:	SLEEP

SUBLW	Subtract W from Literal	SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBLW k	Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$
Operation:	$k \text{ - } (W) \to (W)$		d ∈ [0,1]
Status	C, DC, Z	Operation:	(f) - (W) \rightarrow (dest)
Affected:		Status Affected:	C, DC, Z
Encoding:	11 110x kkkk kkkk	Encoding:	00 0010 dfff ffff
Description:	The W register is subtracted (2's com- plement method) from the eight bit literal 'k'. The result is placed in the W register.	Description:	Subtract (2's complement method) W reg- ister from register 'f'. If 'd' is 0 the result is
Words:	1		stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Cycles:	1	Words:	1
Example 1:	SUBLW 0x02	Cycles:	1
	Before Instruction	Example 1:	SUBWF REG1,1
	W = 1 $C = ?$		Before Instruction
	After Instruction W = 1		REG1 = 3 W = 2 C = ?
	C = 1; result is positive		After Instruction
Example 2:	Before Instruction		REG1 = 1
	W = 2 C = ?		W = 2
	After Instruction	Evenada 2	C = 1; result is positive
	W = 0	Example 2:	Before Instruction
	C = 1; result is zero		REG1 = 2 W = 2
Example 3:	Before Instruction		C = ?
	W = 3		After Instruction
	C = ?		REG1 = 0 W = 2
	After Instruction		W = 2 C = 1; result is zero
	W = 0xFF C = 0; result is nega-	Example 3:	Before Instruction
	tive		REG1 = 1
			W = 2 C = ?
			After Instruction
			REG1 = 0xFF
			W = 2
			C = 0; result is negative

SWAPF	Swap Nibbles in f	XORLW	Exclusive OR Literal with W
Syntax:	[label] SWAPF f,d	Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \le f \le 127$	Operands:	0 ≤ k ≤ 255
	d ∈ [0,1]	Operation:	(W) .XOR. $k \rightarrow (W)$
Operation:	$(f<3:0>) \rightarrow (dest<7:4>),$ (f<7:4>) $\rightarrow (dest<3:0>)$	Status Affected:	Z
Status Affected:	None	Encoding:	11 1010 kkkk kkkk
Encoding:	00 1110 dfff ffff	Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'.
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is 0 the		The result is placed in the W register.
	result is placed in W register. If 'd' is 1 the result is placed in register 'f'.	Words:	1
Words:	1	Cycles:	1
Cycles:	1	Example:	XORLW 0xAF
Example	SWAPF REG, 0		Before Instruction
·	Before Instruction		W = 0xB5
	REG1 = 0xA5		After Instruction
	After Instruction		W = 0x1A
	REG1 = 0xA5 W = 0x5A		

TRIS	Load TRIS Register					
Syntax:	[label] TRIS f					
Operands:	$5 \le f \le 7$					
Operation:	(W) \rightarrow TRIS register f;					
Status Affected:	None					
Encoding:	00 0000 0110 0fff					
Description:	The instruction is supported for code compatibility with the PIC16C5X prod- ucts. Since TRIS registers are read- able and writable, the user can directly address them.					
Words:	1					
Cycles:	1					
Example						
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.					

XORWF	Exclusive OR W with f						
Syntax:	[label]	XORWF	f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \ [0,1] \end{array}$	27					
Operation:	(W) .XO	$R.\;(f)\to(f)$	dest)				
Status Affected:	Z						
Encoding:	00	0110	dfff	ffff			
Description:	register w result is si is 1 the res 'f'.		r 'f'. If ' e W re				
Words:	1						
Cycles:	1						
Example	XORWF	REG	1				
	Before Instruction						
		REG W	= =	0xAF 0xB5			
	After Inst	After Instruction					
		REG W	= =	0x1A 0xB5			

12.0 DEVELOPMENT SUPPORT

12.1 <u>Development Tools</u>

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXX In-Circuit Emulator
- PRO MATE™ II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB-SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy logic development system (fuzzyTECH[®]–MP)

12.2 <u>PICMASTER: High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXX and PIC17CXX families. PICMASTER is supplied with the MPLAB[™] Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

12.3 ICEPIC: Low-cost PIC16CXX In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT[®] through Pentium[™] based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

12.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC16C5X, PIC16CXX, PIC17CXX and PIC14000 devices. It can also set configuration and code-protect bits in this mode.

12.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12C5XX, PIC14000, PIC16C5X, PIC16CXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

12.6 <u>PICDEM-1 Low-Cost PIC16/17</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

12.7 <u>PICDEM-2 Low-Cost PIC16CXX</u> Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

12.8 PICDEM-3 Low-Cost PIC16CXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PIC-DEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals. PICDEM-3 will be available in the 3rd quarter of 1996.

12.9 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- Debug using:
- source files
- absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

12.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PChosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers. MPASM allows full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

12.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

12.12 <u>C Compiler (MPLAB-C)</u>

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display (PICMASTER emulator software versions 1.13 and later).

12.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB[™] demonstration board for hands-on experience with fuzzy logic systems implementation.

12.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

12.15 <u>SEEVAL® Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

12.16 <u>TrueGauge[®] Intelligent Battery</u> <u>Management</u>

The TrueGauge development tool supports system development with the MTA11200B TrueGauge Intelligent Battery Management IC. System design verification can be accomplished before hardware prototypes are built. User interface is graphically-oriented and measured data can be saved in a file for exporting to Microsoft Excel.

12.17 <u>KEELOQ[®] Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

Product	** MPLAB TM Integrated Development Environment	MPLAB™ C Compiler	MP-DriveWay Applications Code Generator	fuzzyTECH®-MP Explorer/Edition Fuzzy Logic Dev. Tool	*** PICMASTER®/ PICMASTER-CE In-Circuit Emulator	ICEPIC Low-Cost In-Circuit Emulator	****PRO MATE TM II Universal Microchip Programmer	PICSTART® Lite Ultra Low-Cost Dev. Kit	PICSTART® Plus Low-Cost Universal Dev. Kit
PIC12C508, 509	SW007002	SW006005		Ι	EM167015/ EM167101		DV007003	I	DV003001
PIC14000	SW007002	SW006005		Ι	EM147001/ EM147101	1	DV007003	1	DV003001
PIC16C52, 54, 54A, 55, 56, 57, 58A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167015/ EM167101	EM167201	DV007003	DV162003	DV003001
PIC16C554, 556, 558	SW007002	SW006005		DV005001/ DV005002	EM167033/ EM167113	1	DV007003	I	DV003001
PIC16C61	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167021/ N/A	EM167205	DV007003	DV162003	DV003001
PIC16C62, 62A, 64, 64A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167025/ EM167103	EM167203	DV007003	DV162002	DV003001
PIC16C620, 621, 622	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167023/ EM167109	EM167202	DV007003	DV162003	DV003001
PIC16C63, 65, 65A, 73, 73A, 74, 74A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167025/ EM167103	EM167204	DV007003	DV162002	DV003001
PIC16C642, 662*	SW007002	SW006005			EM167035/ EM167105	1	DV007003	DV162002	DV003001
PIC16C71	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167027/ EM167105	EM167205	DV007003	DV162003	DV003001
PIC16C710, 711	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167027/ EM167105	1	DV007003	DV162003	DV003001
PIC16C72	SW007002	SW006005	SW006006	Ι	EM167025/ EM167103	1	DV007003	DV162002	DV003001
PIC16F83	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	1	DV007003	DV162003	DV003001
PIC16C84	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	EM167206	DV007003	DV162003	DV003001
PIC16F84	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107		DV007003	DV162003	DV003001
PIC16C923, 924*	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167031/ EM167111		DV007003	1	DV003001
PIC17C42, 42A, 43, 44	SW007002	SW006005	SW006006	DV005001/ DV005002	EM177007/ EM177107		DV007003	I	DV003001
*Contact Microchip Technology for availability date **MPLAB Integrated Development Environment includes MPLAB-SIM Simulator and MPASM Assembler	chnology for avai velopment Envird	lability date onment include:	s MPLAB-SIM Si		***All PICMASTER and PICMA PRO MATE II programmer ****PRO MATE socket modules: ordering guide for specific of	and PICMAST rogrammer at modules are or specific orde	II PICMASTER and PICMASTER-CE ordering pa PRO MATE II programmer RO MATE socket modules are ordered separately ordering guide for specific ordering part numbers	***All PICMASTER and PICMASTER-CE ordering part numbers above include PRO MATE II programmer ****PRO MATE socket modules are ordered separately. See development systems ordering guide for specific ordering part numbers	lude ystems
Product	TRUEGAUG	TRUEGAUGE® Development Kit		SEEVAL® Designers Kit	Hopping Code Security Programmer Kit	Security Prog		Hopping Code Security Eval/Demo Kit	ity Eval/Demo Kit
All 2 wire and 3 wire Serial EEPROM's		N/A		DV243001		N/A		N/A	
MTA11200B		DV114001		N/A		N/A		N/A	
HCS200, 300, 301 *		N/A		N/A		PG306001		DM303001	001

TABLE 12-1: DEVELOPMENT TOOLS FROM MICROCHIP

13.0 ELECTRICAL CHARACTERISTICS FOR PIC14000 ABSOLUTE MAXIMUM RATINGS †

Ambient temperature under bias55°C to+ 125°C
Storage Temperature
Voltage on any pin with respect to Vss (except VDD and MCLR)
Voltage on VDD with respect to Vss0 to +6.0 V
Voltage on MCLR with respect to Vss (Note 2)0 to +14 V
Total power Dissipation (Note 1)
Maximum Current out of Vss pin
Maximum Current into VDD pin
Input clamp current, Iικ (VI <0 or VI> VDD)
Output clamp current, Ioк (VO <0 or VO>VDD)
Maximum Output Current sourced by any I/O pin
Maximum Current sunk by PORTA, PORTC, and PORTD(combined)
Maximum Current sourced by PORTA, PORTC, and PORTE (combined)
Maximum Current sunk by PORTC and PORTD (combined)
Maximum Current sourced by PORTC and PORTD (combined)
Note 1: Power dissipation is calculated as follows: Pdis = $VDDx \{IBP - \Sigma IOH\} \rightarrow \Sigma \{(VDD-VOH) \times IOH\} + \Sigma(VOI \times IOL)$
Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus,

Note 2: Voltage spikes below VSS at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to VSS.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

© 1996 Microchip Technology Inc.

13.1 DC Characteristics:

PIC14000

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C \leq TA \leq + 85°C for industrial and 0° C \leq TA \leq +70°C for commercial							
		Operating voltage VDD = 2.7V to 6.0V							
Characteristic	Sym	Min	Typ†	Max	Units	Conditions			
Supply Voltage	Vdd	2.7	_	6.0	V	IN or HS at Fosc ≤ 4 MHz			
		4.5	_	5.5	v	HS at Fosc > 4 MHz			
RAM Data Retention Voltage (Note 1)	Vdr	—	1.5	_	V	Device in SLEEP mode			
VDD start voltage to guarantee Power-On Reset	VPOR	_	Vss	-	V	See section on power-on reset for details			
VDD rise rate to guarantee Power-On Reset	SVDD	0.05*	_	-	V/ms	See section on power-on reset for details			
Operating Current in SLEEP Mod	le (Note 2)				\sim			
During A/D conversion: all analog on and internal oscillator active	IPD1 IPD1	_	TBD TBD	900 1250	μΑ μΑ	VDD = 3.0V VDD = 4.0V			
Comparator interrupt enabled: level-shift, programmable	IPD2	_	75	100	μA	$V_{DD} = 3.0V, CMOFF = 0, LSOFF = 0, REFOFF = 0$			
reference, and comparator active	IPD2	-	95	125	μΑ	V = 7.0 , CMOFF = 0, LSOFF = 0, REFOFF = 0			
All analog off, WDT on (Note 5)	IPD3 IPD3	_	7.5 10.5	20 28	μΑ γιΑ	$\begin{array}{l} V_{\text{DD}} = 3.0V\\ V_{\text{DD}} = 4.0V \end{array}$			
All analog off, WDT off (Hibernate mode) (Note 5)	IPD4 IPD4	_	0.9 1.5	12 16	Au Au	$V_{DD} = 3.0V$ $V_{QD} = 4.0V$			
Operating Supply Current (Note 2	2, 4)			$\overline{/}$	$\langle \rangle$	\checkmark			
Internal oscillator mode	I _{DD}	_	22	ТВД	mA	Fosc = 4 MHz, VDD = 5.5V			
	<		1.1	TBD	mA	Fosc = 4 MHz, VDD = 3.0V			
HS oscillator mode			2.4 1.2 10	TBD TBD TBD TBD	mA mA mA	Fosc = 4 MHz, VDD = 5.5V Fosc = 4 MHz, VDD = 3.0V Fosc = 20 MHz, VDD = 5.5V			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD.

 $\overline{\text{MCLR}} \neq \overline{\text{V}}_{\text{PD}}$; WDT enabled/disabled as specified.

- 3: Measured with all inputs at rails, no DC loads. IPD1 measured with internal oscillator active.
- 4: IDD values of individual analog module cannot be tested independently but are characterized.
- 5: Worst-case IPD conditions with all configuration bits unprogrammed. Programming configuration bits may reduce IPD.

13.2 DC Characteristics:

PIC14000

DC CHARACTERISTICS		Operating	temp	erature	-40 (ns (unless otherwise stated) $^{\circ}C \leq TA \leq + 85^{\circ}C$ for industrial and $^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial is described in Section 13.1.
Characteristic	Sym	Min	Typ†		Units	Conditions
Input Low Voltage						
I/O ports	VIL					
Schmitt Trigger mode		Vss	—	0.2Vdd	V	
SMBus mode (RC7, RC6, RD0, RD1)		Vss	—	0.6	V	SMBus bit, MISC<3> = 1
MCLR, OSC1 (in IN mode)		Vss	—	0.2Vdd	V	
OSC1 (in HS mode)		Vss	—	0.3Vdd	V	
Input High Voltage						
I/O ports	Vih		_			
Schmitt Trigger mode		0.85 Vdd	_	Vdd	v	$\langle \cdot \rangle$
SMBus mode (RC7, RC6, RD0, RD1)		1.4V	—	Vdd	V 🔨	SMBus bits MISC = 1
PORTC<5:0> weak pull-up current	IPURC	50	200	†400	μΑ	VQD = SV, VPIN = VSS
Input Leakage Current (Notes 1,2)						
I/O ports, CDAC	lı∟		<		μA	Vss \leq VPIN \leq VDD, Pin at hi-impedance
MCLR			\wedge	±5	J JA)	$Vss \leq VPIN \leq VDD$
OSC1				5	μА	$Vss \le VPIN \le VDD$
Output Low Voltage					Y	
I/O ports	Vol	$\langle \mathcal{F} \rangle$	\mathbb{N}	0.6	V	IOL = 8.5mA, VDD-4.5V, -40°C to +85°C
OSC2	<	$\langle \not - \rangle$	\times	∕_ <u>0.6</u>	V	IOL = 1.6mA, VDD-4.5V, -40°C to +85°C
Output High Voltage		$\overline{)}$	\searrow			
I/O ports (Note 2)	Vон	VDD-0.7	_	—	V	IOH = -3.0mA, VDD=4.5V, -40°C to +85°C
RC6, RC7, RD0, RD1 (except I ² C mode)		2,4	—	—	V	IOH = -2.0mA, VDD=4.5V, -40°C to +85°C
OSC2	\backslash	XDD-0.7	—	_	V	IOH = -1.3mA, VDD=4.5V, -40°C to +85°C
Capacitive Loading Specs on Output Pins	\bigcirc					
OSC2 pin	COSC2			15	pF	
All I/O pins except OSC2 (in IN mode)	Сю			50	pF	
SCL, SDA in 1 ² C mode	Cb			400	pF	

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only
 and are not tested.

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

2: Negative current is defined as coming out of the pin.

PIC14000

13.3 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	8	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
т			
F	Frequency	т	Time
Lowercas	e subscripts (pp) and their meanings:		A
рр			$\langle \rangle$
ck	CLKOUT	osc	OSC1
di	SDI	tO	тоскі
io	I/O port		
mc	MCLR		
Uppercase	e letters and their meanings:		`
S			
F	Fall	Р	Periód
н	High	R	Rise
1	Invalid (Hi-impedance)	v <	Velia
L	Low	z < \	Hi-impedance
I ² C only			\searrow
AA	output access	High	High
BUF	Bus free	Law	> Low
Tcc:st (I ²	C specifications only)		
сс		$\left \right\rangle$	
HD	Hold	su	Setup
ST	$\land \land $		
DAT	DATA input hold	STO	STOP condition
STA	START condition		
		•	
	$\langle \rangle \rangle$		
/	\frown		
	$\langle \rangle \rangle \sim$		
	$\tilde{\mathbf{x}}$		
	\searrow		

13.4 <u>Timing Diagrams and Specifications</u>




FIGURE 13-1: EXTERNAL CLOCK TIMING

TABLE 13-1: EXTERNAL CLOCK TIMING REQUIREMENTS


Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency (Note 1)	DC DC	_	4 20	MHZ HZ	HS osc prode (PIC14000-04) HS osc mode (PIC14000-20)
		Oscillator Frequency (Note 1)	4 4	- <	4 28	MHz MHz	HS osc mode (PIC14000-04) HS osc mode (PIC14000-20)
1	Tosc	External CLKIN Period (Note 1)	250 50 ^	<u> </u>		ns ns	HS osc mode (PIC14000-04) HS osc mode (PIC14000-20)
		Oscillator Period (Note 1)	250 50	/_/	250 250	ns ns	HS osc mode (PIC14000-04) HS osc mode (PIC14000-20)
2	Тсү	Instruction Cycle Time (Note 1)	280	\setminus	DC	ns	Tcy = 4/Fosc
3	TosL, TosH	Clock in (OSC1) High or Low Time	10			ns	HS oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	\succ	—	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 13-2: LOAD CONDITIONS








TABLE 13-2:	CLKOUT AND I/O TIMING REQUIREMENTS	\backslash
TADLE 13-2.	CLROUT AND I/O HIWIING REQUIREMENTS	


Parameter No.	Sym	Characteristic	Min	Турт	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓	$\langle + \rangle$	15	30	ns	Note 1
11	TosH2ckH	OSC1 [↑] to CLKOUT [↑]	\searrow	15	30	ns	Note 1
12	TckR	CLKOUT rise time	<u>) </u>	5	15	ns	Note 1
13	TckF	CLKOUT fall time	—	5	15	ns	Note 1
14	TckL2ioV	CLKOUT↓ to Port out valid	_	_	0.5Tcy+20	ns	Note 1
15	TioV2ckH	Port in valid before CLKONT	0.25 Tcy+25	_	—	ns	Note 1
16	TckH2iol	Port in hold after CLKOUT	0	_	—	ns	Note 1
17	TosH2ioV	OSC17 (Q1 cycle) to Port out valid	_	_	80 - 100	ns	
18	TosH2iol	OSC11 (O2 cycle) to Port input invalid (NO in hold time)	100	_	_	ns	
19	TioV20sH	Rort imput valid to OSC1↑ (I/O in setup time)	0	_	_	ns	
20	TioR	Port output rise time	_	10	25	ns	
21	TioF	Port output fall time	—	10	25	ns	
2241	Tinp	PBTN pin high or low time	20	—	—	ns	IN mode only
23††	Trbp	RC<7:4> change INT high or low time	20	_	_	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

tt These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in IN Mode where CLKOUT output is 4 x Tosc






TABLE 13-3: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typt	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100			ns	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
31	Twdt	Watchdog Timer Timeout Period (No Prescaler)	7*	18	33*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
	SS(WDT)	Supply Sensitivity	—	-12.6	_	%/V	$TA = 25^{\circ}C$
	tc(WDT)	Temperature Coefficient	—	0.5	_	%/°C	VDD = 5V
32	Тоѕт	Øscillation Start-up Timer Period		1024 Tosc		ms	Tosc = OSC1 period
				8 Tosc		ms	IN osc mode
33	TPWRT	Rower up Timer Period	28*	72	132*	ms	VDD = 5V, -40°C to +85°C
34	Tıoz	I/O High Impedance from MCLR			100	ns	

These parameters are characterized but not tested.

† Data in Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-5: TIMER0 CLOCK TIMINGS




TABLE 13-4: TIMER0 CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5 TCY + 20*	$\left - \right $		ns	
			With Prescaler	10*	Τr	\square	ns	-
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5 TCY + 20*	$\langle - \rangle$	$\rangle -$	ns	
			With Prescaler	10 *	\rightarrow	_	ns	
42	Tt0P	T0CKI Period		<u>Tcy + 40*</u> N	_	_	ns	N = prescale value (1, 2, 4,, 256)

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{© 1996} Microchip Technology Inc.

FIGURE 13-6: I²C BUS START/STOP BITS TIMING





TABLE 13-5: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90	TSU:STA	START condition	100 KHZ mode	4700	_	$\overline{\langle}$		Only relevant for repeated
		Setup time	400 KHz mode	600	$\left \right $		ns	START condition
91	THD:STA	START condition	100 KHz mode	4000		\swarrow		After this period the first clock
		Hold time	400 KHz mode	600	F	\neq	ns	pulse is generated
92	Tsu:sto	STOP condition	100 KHZ mode	4700	Ź			
		Setup time	400 KHz mode	600	X	\checkmark	ns	
93	THD:STO	STOP condition	100 KHz mode	4000	\searrow	_		
		Hold time	400 KHz mode	600	_	_	ns	








TABLE 13-8: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Мах	Units	Conditions
100	Тнідн	Clock high time	100 kHz mode	4.0		- Ha	PIC14000 must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μs	PIC14000 must operate at a minimum of 10 MHz
			I ² C Module	1.5 ICY	$\langle \mathcal{A} \rangle$	$\backslash \rangle$	
101	TLOW	Clock low time	100 kHz mode	4:7	\rightarrow	μs	PIC14000 must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	> -	μs	PIC14000 must operate at a minimum of 10 MHz
			I ² C Module	1.5 Ter	—		
102	TR	SDA and SCL rise	100 kHz mode	<u>\ </u>	1000	ns	
		time	400 kHz mode	20+0.1 C _b	300	ns	C _b is specified to be from 10-400 pF
103	TF	SDA and SCL fall	100 kHz mode	—	300	ns	
		time	400 kHz mode	20+0.1 C _b	300	ns	C _b is specified to be from 10-400 pF
90	TSU:STA	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6		μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0		μs	After this period the first clo
		time	400 kHz mode	0.6	—	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0		ns	
	//)	$ \leq \vee $	400 kHz mode	0	0.9	μs	
107	TSUDAT	Rata input setup time	100 kHz mode	250	—	ns	Note 2
		~	400 kHz mode	100		ns	
Ø2	Tsu:sto	STOP condition setup	100 kHz mode	4.7	—	μs	
$\leq \bigvee$		time	400 kHz mode	0.6	—	μs	
109 <	ΤΑΑ	Output valid from	100 kHz mode		3500	ns	Note 1
	\geq	clock	400 kHz mode	—		ns	
110	TBUF	Bus free time	100 kHz mode	4.7		μs	Time the bus must be free
			400 kHz mode	1.3		μs	before a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of STARTs or STOPs.
2: A fast-mode l²C-bus device can be used in a standard-mode l²C-bus system, but the requirement

2: A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement ts∪:DAT≥250ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+ts∪:DAT=1000+250=1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

PIC14000





FIGURE 13-11: VTH (INPUT THRESHOLD, VOLTAGE) OF OSC1 INPUT (IN HS MODE) vs VDD



DS40122B-page 118

© 1996 Microchip Technology Inc.




FIGURE 13-12: TYPICAL OPERATING SUPPLY CURRENT vs FREQ (EXT CLOCK, 25°C)






FIGURE 13-14: MAXIMUM IPD1 vs FREQ (EXT CLOCK, -40° TO +85°C)







FIGURE 13-15: WATCHDOG TIMER TIME-OUT PERIOD (Twor) VS. TEMPERATURE (TYPICAL)



DS40122B-page 120



*NOTE: All pins except RC6, RC7, RD0, RD1,OSC2



14.0 ANALOG SPECIFICATIONS: PIC14000-04 (COMMERCIAL, INDUSTRIAL)

Standard Operating Conditions (unless otherwise stated)

Characteristic Sym. Min. Typ. Max. Units Conditions Notes													
$0^{\circ}C \le TA \le +70^{\circ}C$ for commercial VDD range: 2.7V (min) to 6.0V (max) unless otherwise stated.													
	2 parating Tamparatura 40° C $<$ TA $< 10^{\circ}$ C for industrial												

Bandgap Voltage Reference

Output Voltage	vo(vref)	1.14	1.19	1.24	V		
Turn-on Settling Time to < 0.1%	ton(vref)	—	1	10	-	REFOFF bit in SLPCON register $\rightarrow 0$	1
Temperature Coefficient	tc(vref)	—	±50		ppm/°C	Measured from 25°C to	1
Temperature Coefficient	tc(vref)	—	±20	—		Measured from 25°C to 0°C, +70°C	1
Supply Sensitivity	ss(vref)	—	0.04		%/V	From VDDmin to VDDmax	1
Operating Current (on)	idd(vref)	—	20	30	μA	REFOFF=0	2
Operating Current (off)	idd(vref)	_	0	_	μΑ	REFORF = 1	2
Programmable Current Source	9				\langle		

Programmable Current Source

Output Current	io(cdac)				/	QDAQ pin = 0V	3
		18.75	33.75	48.75	μA	ADCON1<7:4> = 1111b (full-scale)	
		1.25	2.25	3.25	μA	ADCON1<7:4> = 0001b (1 LSB)	
		-0.5	0	0.5	μA	ADCON1<7:4> = 0000b (zero-scale)	
Resolution	res(cdac)	۲.25	8.25	3,25	μΑ	1 LSB	
Relative accuracy (linearity error)	racc(cdac)	-1/2	\sum	+1/2	lsb	CDAC = 0V	
Turn-on Settling Time to < 0.1% (reference start-up)	ton(cdac)		1	10	ms	Bias generator (reference) turn-on time (REFOFF 1 \rightarrow 0)	1
Turn-on Settling Time to < 0.1% (reference already on and stable)	ton(coac)	>	1	10	μs	REFOFF = 0 (constant), ADCON1<7:4> 0000b \rightarrow 1111b	1
Temperature Coefficient	tc(cdac)		±0.1	—	%/°C	Measured from 25°C to Tmin, Tmax	1
Supply Sensitivity	ss(cdac)	_	0.2	—	%/V	From VDDmin to VDDmax	1
Output Voltage Sensitivity	vs(cdac)	-0.1	-0.01	-	%/V	CDAC pin voltage = 0V to VDD - 1.4V	
Output Voltage Range	vo(cdac)	0	_	VDD-1.4	V		
Operating Current (A/D on)	idd(cdac)	_	50	70	μΑ	ADCON1<7:4> = 1111b	2
Operating Current (A/D off)	idd(cdac)	_	0		μΑ	REFOFF = 1, ADOFF = 1	2

Temperature Sensor

Output Voltage	vo(temp)	0.92	1.05	1.18	V	TA = 25°C	
Supply Sensitivity	ss(temp)	_	0.2	—	%/V	From VDDmin to VDDmax	1
Temperature Coefficient	Ктс	3.2	3.65	4.1		Measured from 25° C to Tmax. Includes $\pm 2^{\circ}$ C temperature calibration tolerance	

DS40122B-page 123

Standard Operating Condition	s (unless o	therwise st	ated)				
	$^{\circ}C \le TA \le +8$						
	$C \le TA \le +0$ $C \le TA \le +7$			al			
VDD range: 2.7V (min) to 6.0V ((max) unless	otherwise s	stated.				
Characteristic	Sym.	Min.	Тур.	Max.	Units	Conditions	Notes
Temperature Sensor (continue	ed)		-				
Output Linearity	, lin(temp)	_	TBD				1
Operating Current (sensor on)	idd(temp)	_	150	250	μA	TEMPOFF = 0	2
Operating Current (sensor off)	idd(temp)		0	_	μA	TEMPOFF = 1	2
Slope Reference Voltage Divid	lor						
Output Voltage (SREFHI)		1.14	1.19	1.24	V		4
Output Voltage (SREFII)	voh(sref) vol(sref)	0.10	0.13	0.16	V		
Slope Reference Calibration	KREF	0.10	0.13		V	TA = 25°C, VDQ = 5V	
Factor	NKEF	0.09	0.120	0.16		A = 25 C, VDD = 5V	
KREF Supply Sensitivity	ss(Kref)	_	0.02	_	%/V	From VDDmin to VDDmax	1
KREF Temperature Coefficient	tc(KREF)	_	20	_	ppm/%C	From Tmin to Tmax	1
Operating Current (A/D on)	idd(sref)	_	55	85 ~	μÀ	AQOFF = 0	2
Operating Current (A/D off)	idd(sref)		0		THA	ADOFF = 1	2
A/D Comparator				$\langle \setminus$	\langle / \rangle		
Input Offset Voltage	ioff(adc)	-10	2	10	mV	> Measured over common-mode	
input Onset voltage	ion(auc)					range	
Input Common Mode Voltage Range	cmr(adc)	0		VDQ-1.4	V		
Differential Voltage Gain	gain(adc)		100	<u> </u>	dB		1
Common Mode Rejection Ratio	cmrr(adc)		80	—	dB	VDD = 5V, TA = 25°C, over common-mode range	1
Power Supply Rejection Ratio	psrr(adc)		70	_	dB	TA = 25°C, VDDmin to VDDmax	1
Operating Current (A/D on)	idd(adc)	\checkmark	40	65	μA	ADOFF = 0	2
Operating Current (A/D off)		×	0	_	μA	ADOFF = 1	2
Programmable Reference(s)	$\overline{\langle}$			÷			
Upper Range						TA = 25°C	
Output Voltage	vo(pref)	0.627	0.792	0.957	V	PREFx $<7:0> = 7Fh$ (127 decimal), max	
$\langle \rangle \rangle \rangle$		0.418	0.528	0.638	V	PREFx<7:0> = 50h (80 decimal), min	
Coarse Resolution	resc(pref)	38.0	48.0	58.0	mV	PREFx<2:0> = constant	
Fine Resolution	resf(pref)	4.0	5.0	6.0	mV	PREFx<7:3> = constant	
Middle Range	vo(pref)	0.414	0.523	0.632	V	TA = 25°C PREFx<7:0> = 4F	
Calpar vollage	vo(piei)	0.414	0.525	0.052	v	(79 decimal), max	
		0.380	0.480	0.580	V	PREFx<7:0> = 00h	
		0.342	0.432	0.522	V	(default), mid-point PREFx<7:0> = C8h	
		0.042	0.402	0.022	v	(200 decimal), min	
Coarse Resolution	resc(pref)	3.8	4.8	5.8	mV	PREFx<2:0> = constant	.
Fine Resolution	resf(pref)	0.38	0.46	0.54	mV	PREFx<7:3> = constant	1

Standard Operating Conditions (unless otherwise stated)									
	$C \le TA \le +8$ $C \le TA \le +7$ max) unless	'0°C for com	nmercia	I					
Characteristic Sym. Min. Typ. Max. Units Conditions Notes									

Programmable Reference(s) (continued)

Lower Range						TA = 25°C	
Output Voltage	vo(pref)	0.304	0.384	0.464	V	PREFx<7:0> = D7h	
						(215 decimal), max	
		0.114	0.144	0.174	V	PREFx<7:0> = F8h	
						(248 decimal), min	
Coarse Resolution	resc(pref)	38.0	48.0	58.0	mV	PREFx<2:0> = constant	
Fine Resolution	resf(pref)	4.0	5.0	6.0	mV	PREFx<7:3> = constant	\geq
Relative accuracy (linearity	racc(pref)	-1/2	_	+1/2	lsb	Isb = resolution within selected	
error)						range	
Settling Time to $< \pm 1/2$ LSB	ts(pref)	_	1	10	μS	PREFx<7:0> transition from 7Fh to	1
						FFh	
Temperature Coefficient	tc(pref)	—	0.39	_	%/°C	From Think to Tmax	1
Supply Sensitivity	ss(pref)	_	0.2	_	%/\/	From VDDmin to VDDmax	1
Operating Current (on)	idd(pref)	—	5	10	μÀ	CMOFF = 6	2
Operating Current (off)	idd(pref)	_	0	$-\langle$	μA	CMORF = 1	2

Low-Voltage Detector

U			\wedge \setminus	$\langle \rangle$		
Detect Voltage	v-(lvd)	2.43 2.55	5 2.67	<u> </u>	Decreasing VDD	
Release Voltage	v+(lvd)	2.48 2.60	2.72	V	Increasing VDD	
Hysteresis	vhys(lvd)	35 55	75	> mV	Between detect and release trip points	
Operating Current (on)	idd(lvd)	<u> </u>	25	μA	REFOFF = 0	2
Operating Current (off)	idd(lvd)	-\\0	Y -	μA	REFOFF = 1	2
Internal Oscillator		$\backslash \land \checkmark$				

Internal Oscillator

Frequency Range	fosc(in)	3.0	4.0	5.0	MHz		
Temperature Coefficient	tc(in)	$\overline{}$	-0.04	_	%/°C	From Tmin to Tmax	1
Supply Sensitivity	ss(in)	_	0.8	_	%/V	From VDDmin to VDDmax	1
Jitter	jit(in)		100	_	ppm	±3 sigma from mean	1
Start-up Time	tsu(in)	_	8		Tcycs	At Power-On Reset and exit from SLEEP	4
Operating Current (oscillator on)	idd(in)	—	300	500	μΑ		2
Operating Current (oscillator off)	idd(in)		0		μΑ	SLEEP mode, OSCOFF = 1	2

Voltage Regulator Control Output

 \backslash

Regulation Voltage	vo(reg)	5.2	5.9	6.6	V	Measured with Ivreg = 10μ A at TA = 25° C	
Temperature Coefficient	tc(vreg)	—	-0.2	—	%/°C	From Tmin to Tmax	1
Operating Current (Recommended)	idd(vreg)	1	-	10	•	Determined by external components	
Operating Current		—	0	—		If VREG pin is open	

DS40122B-page 125

Standard Operating Conditions	(unless otherwise stated)
-------------------------------	---------------------------

Operating Temperature: $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $0^{\circ}C \le TA \le +70^{\circ}C$ for commercialVDD range:2.7V (min) to 6.0V (max) unless otherwise stated.								
Characteristic Sym. Min. Typ. Max. Units Conditions Notes								

Programmable Reference Comparator(s)

Input Offset Voltage	ioff(comp)	-10	3	10	mV	Tested at 0.5V common-mode voltage	
Input Common Mode Voltage Range	cmr(comp)	0	_	VDD-1.4	V		1
Differential Voltage Gain	gain(comp)		80	—	dB		1
Common Mode Rejection Ratio	cmrr(comp)	—	60	—	dB	VDD = 5V, $TX = 25^{\circ}C$, over common-mode range	1
Power Supply Rejection Ratio	psrr(comp)	-	55	—	dB	TA = 25° C, VDDmin to VDDmax	1
Operating Current (on)	idd(comp)	_	10	20	μΑ	CMOFE = 0	2
Operating Current (off)	idd(comp)		0	—	μΑ	CMOPF = 1	2

Level-Shift Network(s)

					<u> </u>		
Input Current (RA1/RD5 pin)	iin(lvs)	-3.4	-4.8	-6.2		TA = 25℃, RA1/RD5 = 0V (SUM pin isopen)	
Output Voltage	vo(lvs)	0.37	0.46	0.55		TA = 25°C, RA1/RD5 = 0V, (SUM pin is open)	
Zeroing Mismatch Error	zm(lvs)	—	Q.02	$\backslash - \backslash$	>%		1
Output Voltage Temperature Coefficient	tc(lvs)		0.39	\bigtriangledown	∕%/°C	From Tmin to Tmax	1
Output Voltage Supply Sensitivity	ss(lvs)	$\langle + \rangle$	82	>-	%/V	From VDDmin to VDDmax	1
Operating Current (network on)	idd(lvs)	_/	5	15	μΑ	LSOFF = 0	2
Operating Current (network off)	idd(lvs)		0	—	μΑ	LSOFF = 1	2
	/	<pre> / /</pre>					

Standard Operating Conditions (unless otherwise stated)

Operating Temperature:	$-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial
	$0^{\circ}C \le TA \le +70^{\circ}C$ for commercial
VDD range: 2.7V (min) to	6.0V (max) unless otherwise stated.

Characteristic	Sym.	Min.	Тур.	Max.	Units	Conditions	Notes	
Calibration Accuracy						All parameters calibrated at VDD = 5V, TA = 25°C unless noted.	3, 5	
				Accu	racy	Il parameters calibrated at VDD = 3, IV, TA = 25°C unless noted.		
Parameter	Sym.	Resolution	Units	Тур	Max	Conditions	Notes	
Slope Reference Ratio	Kref	0.015%	—	.02%	_			
Bandgap Reference Voltage	KBG	10	μV	.01%	_			
Temperature Sensor Output Voltage	VTHERM	20	μV	.02%	_		>	
Temperature Sensor Slope Coefficient	Ктс	0.33	μV/°C	6.7%	_	Calibrated at 25°C and Tmax		
Internal Oscillator Frequency	Fosc	10.0	kHz	0.14%				
Watchdog Timer Time-out Period	Twdt	1	ms	0.5 ms				

Notes for the analog specifications:

Note 1: This parameter is characterized but not tested.

Note 2: IDD values of individual analog module cannot be tested independently but are characterized.

Note 3: Calibration temp accuracy is $\pm 1^{\circ}$ C typical, $\pm 2^{\circ}$ C max.

Note 4: Guaranteed by design.

Note 5: Refer to AN621 for further information on calibration parameters and accuracy.

Calculations:

Temperature coefficients are calculated as:

tc = (value @TMAX - value @TMIN) / ((TMAX-TMIN) * Average(value @TMAX,value @TMIN))

Temperature coefficient for the internal temperature sensor is calculated as:

tc sensor = (sensor voltage @ TMAX - sensor voltage @ 25°C) / (TMAX - 25°C)

Temperature coefficients for the bandgap reference and programmable current source are calculated as

the larger TC from 25°C to either TMIN or TMAX


Supply sensitivities are calculated as:


ss = (value@VDDMAX - value@VDDMIN)/((VDDMAX - VDDMIN)* Average(value@VDDMAX, value@VDDMIN))


Programmable current source output sensitivity is calculated as:

```
vs ≠ (value@(VDD - 1.4V) - value @ 0V)/(VDD - 1.4V) *
Average(value@(VDD - 1.4V), value @ 0V)
```


FIGURE 14-1: BANDGAP REFERENCE OUTPUT VOLTAGE vs. TEMPERATURE (TYPICAL DEVICES SHOWN)









© 1996 Microchip Technology Inc.





DS40122B-page 129








FIGURE 14-6: PROGRAMMABLE REFERENCE OUTPUT vs. TEMPERATURE (TYPICAL)




© 1996 Microchip Technology Inc.









DS40122B-page 131


© 1996 Microchip Technology Inc.

NOTES:

^{© 1996} Microchip Technology Inc.

APPENDIX A: PIC16/17 MICROCONTROLLERS

A.1 PIC14000 Devices



© 1996 Microchip Technology Inc.

PIC14000

A.2 PIC16C5X Family of Devices

				Ö	Clock Mer	Memory	Perip	Peripherals	Features
	*en	10817 407413	V 10 TOUSSI MO	CUEWUUSEGOIS CRHWUUGIEIEGOIS CRHWUUGIEIEGOIS NOVOV NOV	(Sennoon selection (Senton Rousen etec my (Senton Rousen etec my (RHIN USIGOL		50 EHO7 5410 O77	Silon Buen alerton	Seberace Sucionality of the second
PIC16C52	4	384	Ι	25	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC
PIC16C54	20	512		25	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	I	25	TMRO	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20	I	512	25	TMRO	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512	I	24	TMRO	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C56	20	1K		25	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	2K	I	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57B	20	Ι	2K	72	TMRO	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C58A	20	2K		73	TMRO	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20	Ι	2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
All PIC16/17	ш	devices	s have	Power-Or	n Reset, selectab	le Watc	hdog Timer,	selectal	amily devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

DS40122B-page 134

				Clock	Memory	lory		Peript	Peripherals	_	Features	
			101 K BCO	Toolean Here		\mathbf{N}		¥07				
		VOUB NOTO CO	The Mo.	to We House A	Saluto Notes	(S)OTE PECITIC	electron and the series	SUID COLOR ROLL STORES	Salues Sille	Solution of	Safet and thought	
PIC16C554	20	512	80	TMR0	3		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	13	2.5-6.0		くて 18-pin DIP, SOIC; 20-pin SSOP	
PIC16C556	20	1K	80	TMR0	I		с	13	2.5-6.0	I	18-pin DIP, SOIC; 20-pin SSOP	_
PIC16C558	20	2K	128	TMR0	I	I	ю	13	2.5-6.0	I	18-pin DIP, SOIC; 20-pin SSOP	-
PIC16C620	20	512	80	TMR0	2	Yes	4	13	2.5-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP	_
PIC16C621	20	1K	80	TMR0	2	Yes	4	13	2.5-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP	-
PIC16C622	20	2K	128	TMR0	2	Yes	4	13	2.5-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP	-
All PIC16	/17 Far	nily devic	ses have	e Power-on	Reset	, select	able V	Vatchd	og Timer, :	selecta	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O	
current capability	apability											
All PIC16	C6XXX	(Family c	devices	All PIC16C6XXX Family devices use serial programming with clock pin RB6 and data pin RB7	orograr	nming	with cl	ock pir	า RB6 and	data p	in RB7.	

A.3 PIC16CXXX Family of Devices

PIC14000

A.4 PIC16C6X Family of Devices

					Clock	Memory	Jory			Peripherals	srals			Features
		N [*]	TELEND		(Station (Station)) (Station (Station)) (Station)		CLARKE CONTRACT CONTR	All steps	1300 VIII BS	THE ST. HOLDER		Sanda Colores	S.	1001 0 1170
	No.	HALL	NO 4 A 3	LNO.	LOUTIN STOL		Calling Call	X R	SIR IN	- ANIHA	4	and a start	No III	South States
PIC16C62	20	2K	Ι	128	TMR0, TMR1, TMR2	-	SPI/I ² C		2	22	2.5-6.0	Yes		28-pin SDIP, SOIC, SSOP
PIC16C62A ⁽¹⁾	20	2K	Ι	128	TMR0, TMR1, TMR2	~	SPI/I ² C		7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16CR62 ⁽¹⁾	20		2K	128	TMR0, TMR1, TMR2	~	SPI/I ² C		7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C63	20	4K	Ι	192	TMR0, TMR1, TMR2	5	SPI/I ² C, USART	I	10	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16CR63 ⁽¹⁾	20		4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	I	10	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C64	20	2K	Ι	128	TMR0, TMR1, TMR2	-	SPI/I ² C	Yes	8	33	2.5-6.0	Yes	Ι	40-pin DIP; 44-pin PLCC, MQFP
PIC16C64A ⁽¹⁾	20	2K	Ι	128	TMR0, TMR1, TMR2	-	SPI/I ² C	Yes	8	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR64 ⁽¹⁾	20	l	2K	128	TMR0, TMR1, TMR2	-	SPI/I ² C	Yes	8	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16C65	20	4K	I	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	11	33	2.5-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP
PIC16C65A ⁽¹⁾	20	4K		192	TMR0, TMR1, TMR2	~ ~	SPI/I ² C, USART	Yes	11	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR65 ⁽¹⁾	20		4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	11	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
All Pl	C16/17 C16C6	family X fami	/ devic ily dev	es hav ices us	PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable (PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7	eset, immii	selectable ng with clc	e Watch ock pin	ndog Τ RB6 ε	imer, s and dar	selectable ta pin RB7	code p	rotect,	All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability. All PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7.


All PIC16017 (tatility devices have nower-our reset, selectable watchoog minet, selectable oue p All PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7. Note 1: Please contact your local sales office for availability of these devices.

DS40122B-page 137

				Clock		Memorv			Perik	Peripherals	s	F		Features
				CLOW WY TO REPORT				C. Martine	Hay of		Culannels	\mathbf{N}	4	821141481
		PUT HALLY	O TOLL AND CALL	Septidon support	in the interview	All of the series of the serie	A STOCK	TRIS ISING	400 - 0 - 100 - 14		All of the solution of the sol	Sole Sili	Stiton State	Safet See A Provide A Pr
PIC16C710	20	512	36	TMR0		1	1	4	4	13	2.5-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C71	20	ź	36	TMR0			1	4	4	13	2.5-6.0	Yes	I	18-pin DIP, SOIC
PIC16C711	20	ź	68	TMR0			1	4	4	13	2.5-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C72	20	2K	128	TMR0, TMR1, TMR2	-	SPI/I ² C	1	പ	ω	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C73	20	4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	1	പ	5	22	2.5-6.0	Yes	1	28-pin SDIP, SOIC
PIC16C73A ⁽¹⁾	20	4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART		ъ	5	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C74	20	4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	ω	12	33	2.5-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP
PIC16C74A ⁽¹⁾	20	4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	æ	12	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
All PI	C16/17	r Famil	ly devic	ces have Power-	ų	Reset, se	lectabl	le Watc	hdog	līmer,	selectable	e code	protect	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current
Capability. All PIC160 Note 1: Please co	C16C7 C16C7 ie conta	'X Farr act you	ily dev ır local	capaointy. All PIC16C7X Family devices use serial programming with clock pin RB6 and data pin RB7. Please contact your local sales office for availability of these devices.	orog avai	ramming ilability of	with cl these	lock pin devices	RB6 (and da	ata pin RB	7.		

A.5 PIC16C7X Family of Devices

A.6 PIC16C8X Family of Devices




DS40122B-page 138

	PIC1
ent capability.	

A.7 PIC16C9XX Family Of Devices


Features



TQFP,

Safetyer &

A.8 PIC17CXX Family of Devices



A.9 Pin Compatibility

Devices that have the same package type and VDD, Vss and MCLR pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

Pin Compatible Devices	Package
PIC12C508, PIC12C509	8-pin
PIC16C54, PIC16C54A, PIC16CR54A, PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554, PIC16C556, PIC16C558 PIC16C620, PIC16C621, PIC16C622, PIC16C710, PIC16C71, PIC16C711, PIC16C83, PIC16CR83, PIC16C84, PIC16C84A, PIC16CR84	18-pin 20-pin
PIC16C55, PIC16C57, PIC16CR57B	28-pin
PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73, PIC16C73A	28-pin
PIC16C64, PIC16CR64, PIC16C64A, PIC16C65, PIC16C65A, PIC16C74, PIC16C74A	40-pin
PIC17C42, PIC17C43, PIC17C44	40-pin

TABLE A-1: PIN COMPATIBLE DEVICES

NOTES:

PIC14000

INDEX

Absolute Maximum Ratings 107
ADDLW Instruction
ADDWF Instruction
ALU
ANDLW Instruction
ANDWF Instruction
Application Notes
AN607 80
Assembler 104
В
BCF Instruction
Block Diagram
PIC16C74 8
Block Diagrams
On-Chip Reset Circuit79
BSF Instruction
BTFSC Instruction
BTFSS Instruction
C
•
C Compiler (MP-C) 105
CALL Instruction
Carry bit 7
Clocking Scheme 11
CLRF Instruction
CLRW Instruction
CLRWDT Instruction
Code Examples
Saving STATUS and W registers in RAM 85
COMF Instruction
Compatibility, upward 3
computed goto 23
D
D And A And
DC Characteristics
DC Characteristics108DECF Instruction96DECFSZ Instruction96Development Support103Development Tools103
DC Characteristics108DECF Instruction96DECFSZ Instruction96Development Support103Development Tools103Digit Carry bit7
DC Characteristics
DC Characteristics108DECF Instruction96DECFSZ Instruction96Development Support103Development Tools103Digit Carry bit7EElectrical Characteristics107
DC Characteristics
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E E Electrical Characteristics 107 F 107
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 107 F Family of Devices
DC Characteristics
DC Characteristics
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 107 F 107 Family of Devices 103 PIC14XXX 133 PIC16C5X 134 PIC16C62X 134
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 107 F Family of Devices PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 107 F 107 Family of Devices 103 PIC14XXX 133 PIC16C5X 134 PIC16C62X 134
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 107 F Family of Devices PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 107 F Family of Devices PIC14XXX 133 PIC16C5X 134 PIC16C62X 136 PIC16C7X 137
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 7 Electrical Characteristics 107 F 7 Family of Devices 103 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136 PIC16C6X 137 PIC16C8X 138
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 7 E 7 Family of Devices 107 F 7 Family of Devices 107 PIC14XXX 133 PIC16C5X 134 PIC16C6X 136 PIC16C6X 137 PIC16C7X 138 PIC17CXX 140 FSR 24
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 107 F Family of Devices PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136 PIC16C7X 137 PIC16C8X 138 PIC17CXX 140 FSR 24 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH"-MP) 103, 105
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 7 Electrical Characteristics 107 F 7 Family of Devices 103 PIC14XXX 133 PIC16C5X 134 PIC16C6X 134 PIC16C6X 134 PIC16C6X 134 PIC16C6X 134 PIC16C7X 137 PIC16C8X 138 PIC17CXX 140 FSR 24 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH"-MP) 103, 105 G G
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 107 F Family of Devices PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136 PIC16C7X 137 PIC16C8X 138 PIC17CXX 140 FSR 24 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH"-MP) 103, 105
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 107 F Family of Devices PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136 PIC16C7X 137 PIC16C8X 138 PIC17CXX 140 FSR 24 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH"-MP) 103, 105 G GOTO Instruction 97
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 107 F Family of Devices PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136 PIC16C7X 137 PIC16C8X 138 PIC17CXX 140 FSR 24 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH"-MP) 103, 105 G GOTO Instruction 97
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 7 Electrical Characteristics 107 F 7 Family of Devices 107 PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136 PIC16C6X 137 PIC16C6X 138 PIC17CXX 140 FSR 24 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH"-MP) 103, 105 G GOTO Instruction 97 I IL IL IDLE_MODE 54
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 107 F Family of Devices PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136 PIC16C6X 137 PIC16C6X 138 PIC17CXX 140 FSR 24 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH"-MP) 103, 105 G GOTO Instruction 97 I IDLE_MODE 54 INCF Instruction 97
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 107 F Family of Devices PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136 PIC16C6X 137 PIC16C6X 138 PIC17CXX 140 FSR 24 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH"-MP) 103, 105 G GOTO Instruction 97 I ILE_MODE 54 INCF Instruction 97
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 7 Electrical Characteristics 107 F 7 Family of Devices 101 PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136 PIC16C7X 137 PIC16C8X 138 PIC17CXX 140 FSR 24 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH"-MP) 103, 105 G GOTO Instruction 97 IDLE_MODE 54 INCF Instruction 97 INCFSZ Instruction 97 Instruction Cycle 11
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 7 Electrical Characteristics 107 F 7 Family of Devices 101 PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136 PIC16C7X 137 PIC16C8X 138 PIC17CXX 140 FSR 24 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH"-MP) 103, 105 G GOTO Instruction 97 IDLE_MODE 54 INCF Instruction 97 INCFSZ Instruction 97 Instruction Cycle 11 Instruction Flow/Pipelining 11
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 7 Electrical Characteristics 107 F 7 Family of Devices 101 PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136 PIC16C7X 137 PIC16C8X 138 PIC17CXX 140 FSR 24 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH"-MP) 103, 105 G GOTO Instruction 97 IDLE_MODE 54 INCF Instruction 97 INCFSZ Instruction 97 Instruction Cycle 11
DC Characteristics 108 DECF Instruction 96 DECFSZ Instruction 96 Development Support 103 Development Tools 103 Digit Carry bit 7 E 7 Electrical Characteristics 107 F 7 Family of Devices 101 PIC14XXX 133 PIC16C5X 134 PIC16C62X 134 PIC16C6X 136 PIC16C7X 137 PIC16C8X 138 PIC17CXX 140 FSR 24 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH"-MP) 103, 105 G GOTO Instruction 97 IDLE_MODE 54 INCF Instruction 97 INCFSZ Instruction 97 Instruction Cycle 11 Instruction Flow/Pipelining 11

ANDLW
ANDWF
BCF
BSF
BTFSC
BTFSS
CALL
CLRF 95
CLRW 95
CLRWDT 96
COMF
DECF
DECFSZ
GOTO
INCF
INCFSZ 97
IORLW
IORWF
MOVF
MOVLW
MOVWF
NOP
OPTION
RETFIE
RETLW
RETURN 100
RLF 100
RRF 100
SLEEP 100
SUBLW
SUBWF
SWAPF
TRIS
-
XORLW
XORWF 102
Section
Summary Table 92
INTCON
IORLW Instruction
IORWF Instruction
Loading of PC 23
N/I
Μ
MCLR
MCLR 79 Memory Organization 14 Data Memory Organization 13 Program Memory 13 MOVF Instruction 98
MCLR 79 Memory Organization 14 Data Memory 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98
MCLR 79 Memory Organization 14 Data Memory 14 Memory Organization 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98 MOVWF Instruction 98
MCLR 79 Memory Organization 14 Data Memory 14 Memory Organization 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98 MOVWF Instruction 98
MCLR 79 Memory Organization 14 Data Memory 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98
MCLR 79 Memory Organization 14 Data Memory 14 Memory Organization 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98 MOVWF Instruction 98 MPASM Assembler 103, 104 MP-C C Compiler 105
MCLR 79 Memory Organization 14 Data Memory 14 Memory Organization 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98 MOVWF Instruction 98 MPASM Assembler 103, 104 MP-C C Compiler 105 MPSIM Software Simulator 103, 105
MCLR 79 Memory Organization 14 Data Memory 14 Memory Organization 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98 MOVWF Instruction 98 MPASM Assembler 103, 104 MP-C C Compiler 105 MPSIM Software Simulator 103, 105
MCLR 79 Memory Organization 14 Data Memory 13 Program Memory 13 MOVF Instruction 98 MOVWF Instruction 98 MOVWF Instruction 98 MPASM Assembler 103, 104 MP-C C Compiler 105 MPSIM Software Simulator 103, 105 N NOP Instruction 99
MCLR 79 Memory Organization 14 Data Memory 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98 MOVWF Instruction 98 MPASM Assembler 103, 104 MP-C C Compiler 105 MPSIM Software Simulator 103, 105 N NOP Instruction 99 O O
MCLR 79 Memory Organization 14 Data Memory 13 Program Memory 13 MOVF Instruction 98 MOVWF Instruction 98 MOVWF Instruction 98 MPASM Assembler 103, 104 MP-C C Compiler 105 MPSIM Software Simulator 103, 105 N NOP Instruction 99
MCLR 79 Memory Organization 14 Data Memory 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98 MOVWF Instruction 98 MOVWF Instruction 98 MOVE Instruction 103, 104 MP-C C Compiler 105 MPSIM Software Simulator 103, 105 N NOP Instruction 99 O O 0
MCLR 79 Memory Organization 14 Data Memory 14 Memory Organization 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98 MOVWF Instruction 98 MPASM Assembler 103, 104 MP-C C Compiler 105 MPSIM Software Simulator 103, 105 N NOP Instruction 99 O Opcode 91 OPTION 18 18
MCLR 79 Memory Organization 14 Data Memory 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98 MOVWF Instruction 98 MOVWF Instruction 98 MPASM Assembler 103, 104 MP-C C Compiler 105 MPSIM Software Simulator 103, 105 N NOP Instruction 99 O O 0 OPTION 18 0PTION
MCLR 79 Memory Organization 14 Data Memory 14 Memory Organization 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98 MOVWF Instruction 98 MPASM Assembler 103, 104 MP-C C Compiler 105 MPSIM Software Simulator 103, 105 N NOP Instruction 99 O O 0 Opcode 91 0 OPTION 18 0PTION Instruction 99
MCLR 79 Memory Organization 14 Data Memory 14 Memory Organization 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98 MOVWF Instruction 98 MPASM Assembler 103, 104 MP-C C Compiler 105 MPSIM Software Simulator 103, 105 N NOP Instruction 99 O O 0 Opcode 91 0 OPTION 18 0 PTION Instruction 99 99 P Paging, Program Memory 23
MCLR 79 Memory Organization 14 Data Memory 14 Memory Organization 13 Program Memory 13 MOVF Instruction 98 MOVLW Instruction 98 MOVWF Instruction 98 MPASM Assembler 103, 104 MP-C C Compiler 105 MPSIM Software Simulator 103, 105 N NOP Instruction 99 O O 0 Opcode 91 0 OPTION 18 0PTION Instruction 99

 $\ensuremath{\textcircled{}^{\odot}}$ 1996 Microchip Technology Inc.

PCON	
PD	
PICDEM-1 Low-Cost PIC16/17 Demo Board	103, 104
PICDEM-2 Low-Cost PIC16CXX Demo Board	103, 104
PICDEM-3 Low-Cost PIC16C9XXX Demo Board	104
PICMASTER™ RT In-Circuit Emulator	103
PICSTART™ Low-Cost Development System	
PIE1	
Pin Compatible Devices	
PIR1	
POR	
Oscillator Start-up Timer (OST)	80
Power-on Reset (POR)	
Power-up Timer (PWRT)	
<u>TO</u>	
Prescaler	
PRO MATE™ Universal Programmer	103
R	
RCV_MODE	54
Read Modify Write	35
Register File	
Reset	
RETFIE Instruction	
RETLW Instruction	
RETURN Instruction	
RLF Instruction	
RRF Instruction	100
S	
Saving W register and STATUS in RAM	
SLEEP	
SLEEP Instruction	
Software Simulator (MPSIM)	105
Special FUNCTION Registers	
SSP	
SSPCON	43
SSPSTAT	
Stack	
overflows	
underflow	
SUBLW Instruction	
SUBWF Instruction	
SWAPF Instruction	102
Т	
Timer0	
TMR0 with External Clock	39
Timer1	
Switching Prescaler Assignment	40
Timing Diagrams and Specifications	
TRIS Instruction	
W	-
Watchdog Timer (WDT)	70
X	
XMIT_MODE	54
XORLW Instruction	102
XORWF Instruction	102
Z	
Zero bit	7

LIST OF EXAMPLES

Example 3-1:	Instruction Pipeline Flow	11
•	Call Of A Subroutine In Page 1	
	from Page 0	. 23
Example 4-2:	Indirect Addressing	24
Example 5-1:	Initializing PORTA	25
Example 5-2:	Initializing PORTC	27
Example 5-3:	Initializing PORTD	35
Example 5-4:	Read Modify Write Instructions	
	On An I/O Port	35
Example 6-1:	Changing Prescaler (TIMER0→WDT)	. 40
Example 6-2:	Changing Prescaler (WDT→TIMER0)	40
Example 10-1	Saving STATUS and W Registers	
	in RAM	84

LIST OF FIGURES

Figure 3-1:	PIC14000 Block Diagram	8
Figure 3-2:	Clock/Instruction Cycle	. 11
Figure 4-1:	PIC14000 Program Memory Map	
	and Stack	. 13
Figure 4-2:	Register File Map	. 14
Figure 4-3:	Status Register	
Figure 4-4:	Option Register	. 18
Figure 4-5:	INTCON Register	
Figure 4-6:	PIE1 Register	. 20
Figure 4-7:	PIR1 Register	
Figure 4-8:	PCON Register	
Figure 4-9:	Loading of PC In Different Situations	. 23
Figure 4-10:	Indirect/indirect Addressing	
Figure 5-1:	PORTA Block Diagram	
Figure 5-2:	PORTA Data Register	. 26
Figure 5-3:	Block Diagram of PORTC<7:6> Pins	
Figure 5-4:	Block Diagram of PORTC<5:4> Pins	
Figure 5-5:	Block Diagram of PORTC<3:0> Pins	
Figure 5-6:	PORTC Data Register	
Figure 5-7:	TRISC Register	
Figure 5-8:	Block Diagram of PORTD<7:4> Pins	
Figure 5-9:	Block Diagram oF PORTD<3:2> Pins	
Figure 5-10:	Block Diagram of PORTD<1:0> Pins	
Figure 5-11:	PORTD Data Register	
Figure 5-12:	TRISD Register	
Figure 5-13:	Successive I/O OperatioN	
Figure 6-1:	TIMER0 and Watchdog Timer	
i iguio o il	Block Diagram	. 37
Figure 6-2:	TIMER0 Timing: Internal Clock/	
riguio o E.	No Prescale	. 38
Figure 6-3:	TIMER0 Timing: Internal Clock/	
rigulo o o.	Prescale 1:2	38
Figure 6-4:	TIMER0 Interrupt Timing	
Figure 6-5:	TIMER0 Timing with External Clock	
Figure 7-1:	I ² C Start And Stop Conditions	
Figure 7-2:	I ² CSTAT: I ² C Port Status Register	42
Figure 7-3:	I ² CCON: I ² C Port Control Register	. . . 43
Figure 7-4:	I ² C 7-bit Address Format	
Figure 7-5:	I ² C 10-bit Address Format	
Figure 7-6:	I ² C Slave-Receiver Acknowledge	
Figure 7-7:	Sample I ² C Data Transfer	
Figure 7-8:	Master - Transmitter Sequence	40
Figure 7-9:	Master - Receiver Sequence	
Figure 7-10:	Combined Format	
Figure 7-11:	Multi-master Arbitration (2 Masters)	
Figure 7-12:	I ² C Clock Synchronization	
Figure 7-12.	I ² C Block Diagram	. 41 10
Figure 7-13. Figure 7-14:	I ² C Waveforms For Reception	. 40
i iguie /-14.	(7-bit Address)	50
	(1 - Dit Auuress)	

PIC14000

	20
Figure 7-15:	I ^{2C} Waveforms For Transmission
	(7-bit Address)51
Figure 7-16:	MISC Register
•	
Figure 7-17:	Operation Of The I ² C in Idle_Mode,
	RCV_Mode or Xmit_Mode54
Figure 7-18:	SMHOG State Machine55
Figure 8-1:	A/D Block Diagram
0	
Figure 8-2:	Example A/d Conversion Cycle59
Figure 8-3:	A/D Capture Timer (Low Byte)59
Figure 8-4:	A/D Capture Timer (High Byte)59
Figure 8-5:	A/D Capture Register (Low Byte)
•	
Figure 8-6:	A/D Capture Register (High Byte)59
Figure 9-1:	Level-shift Networks
Figure 9-2:	Slope Reference Divider67
0	•
Figure 9-3:	Comparator and Programmable
	Reference Block Diagram68
Figure 9-4:	Programmable Reference Transfer
U U	Function
Figure 0 Fr	
Figure 9-5:	Comparator CONTROL Register71
Figure 9-6:	PREFA Register72
Figure 9-7:	PREFB Register72
Figure 9-8:	Voltage Regulator Circuit73
0	
Figure 10-1:	Configuration Word75
Figure 10-2:	MISC Register
Figure 10-3:	Crystal/Ceramic Resonator Operation
	(HS OSC Configuration)
Figure 10-4:	External Clock Input Operation
	(HS OSC Configuration)77
Figure 10-5:	External Parallel Resonant Crystal
riguie to 5.	
	Oscillator Circuit77
Figure 10-6:	External Series Resonant Crystal
	Oscillator Circuit
Figure 10 7:	Simplified Block Diagram of On-chip
Figure 10-7:	
	Reset Circuit78
Figure 10-8:	External Power-on Reset Circuit
U U	(For Slow VDD Power-up)80
Figure 10-9:	Interrupt Logic Schematic82
Figure 10-10:	External (OSC1/PBTN) Interrupt Timing 83
Figure 10-11:	Watchdog Timer Block Diagram
0	(with Timer0)85
E	
Figure 10-12:	SLPCON Register 88
Figure 10-13:	Wake-up From Sleep and Hibernate
	Through Interrupt
Figure 10-14:	Typical In-system Serial Programming
riguie to 14.	
	Connection
Figure 11-1:	General Format for Instructions
Figure 13-1:	External Clock Timing 111
Figure 13-2:	Load Conditions
0	
Figure 13-3:	CLKOUT and I/O Timing 113
Figure 13-4:	Reset, Watchdog Timer, Oscillator Start-up
-	Timer (HS Mode) And Power-up Timer
	Timing
Figure 13-5:	TIMER0 Clock Timings 115
Figure 13-6:	I ² C Bus Start/Stop Bits Timing 116
Figure 13-7:	I ² C Bus Data Timing117
-	
Figure 13-9:	Typical IPD4 vs VDD118
Figure 13-10:	Typical IPD3 vs VDD118
Figure 13-11:	Vтн (Input Threshold Voltage)
5	of OSC1 Input (in HS Mode) vs VDD 118
Einung 10,10	
Figure 13-12:	Typical IDD vs Freq (Ext clock, 25°C) 119
Figure 13-13:	Maximum, IDD vs Freq (Ext clock,
	-40° to +85°C)
Figure 13-14:	Maximum IPD1 vs Freq (Ext clock,
i igule 13-14.	
	-40° to +85°C)
Figure 13-15:	PIC14000 Watchdog Timer Time-Out
	Period (TWDT) vs. Temperature (Typical) 120

Figure 13-16: Figure 13-17:	WDT Timer Time-out Period vs VDD121 Transconductance (gm) of HS Oscillator		
rigule 15-17.	vs VDD		
Figure 13-18:	ЮН vs VOH, VDD = 3V*121		
Figure 13-19:	ЮН vs VOH, VDD = 5V*121		
Figure 13-20:	IOL vs VOL, VDD = $3V^*$		
Figure 13-21:	IOL vs VOL, VDD = 5V*		
Figure 14-1:	Bandgap Reference Output		
	Voltage vs. Temperature		
	(Typical Devices Shown)128		
Figure 14-2:	Programmable Current Source		
	vs. Temperature		
-	(Typical Devices Shown)128		
Figure 14-3:	Temperature Sensor		
	Output Voltage vs. Temperature		
- :	(Typical Devices Shown)129		
Figure 14-4:	Slope Reference Ratio		
	(KREF) vs. Supply Voltage		
	(Typical Devices Shown)129		
Figure 14-5:	Slope Reference Ratio		
	(KREF) vs. Temperature		
	(Typical Devices Shown)130		
Figure 14-6:	Programmable Reference		
Figure 14 7	Output vs. Temperature (Typical)130		
Figure 14-7:	Internal RC Oscillator Frequency		
	vs. Supply Voltage		
Figure 14 9:	(Typical Devices Shown)131 Internal RC Oscillator Frequency		
Figure 14-8:	vs. Temperature		
	(Typical Devices Shown)131		

LIST OF TABLES

Table 3-1:	Pin Descriptions 9
Table 4-1:	Calibration Data Overview
Table 4-2:	Calibration Constant Addresses 14
Table 4-3:	Special Function Registers for the
	PIC14000 15
Table 5-1:	Port RC0 Pin Configuration Summary 28
Table 6-1:	Summary of TIMER0 Registers 40
Table 6-2:	Registers Associated with Timer0 40
Table 7-1:	I ² C Bus Terminology 44
Table 7-2:	Data Transfer Received Byte Actions 49
Table 7-3:	Registers Associated With I ² C Operation 52
Table 8-1:	A/D Channel Assignment 60
Table 8-2:	Programmable Current Source Selection 61
Table 8-3:	A/D Control and Status Register 0 62
Table 8-4:	A/D Control and Status Register 1 63
Table 8-5:	PORTA and PORTD Configuration 63
Table 8-6:	CDAC Capacitor Selection (Examples
	for Full Scale of 3.5V and 1.5V) 64
Table 9-1:	Programmable Reference Coarse
	Range Selection 69
Table 9-2:	Programmable Reference Fine
	Range Selection 70
Table 10-1:	Ceramic Resonators
Table 10-2:	Capacitor Selection For Crystal
	Oscillator
Table 10-3:	Status Bits And Their Significance
Table 10-4:	Reset Condition For Special Registers 80
Table 10-5:	Reset Conditions For Registers 81
Table 10-6:	Summary of Power Management
	Options
Table 11-1:	Opcode Field Descriptions 91
Table 11-2:	PIC14000 Instruction Set
Table 12-1:	Development Tools From Microchip 106
Table 13-1:	External Clock Timing Requirements 111
	č ,

PIC14000

Table 13-2: Table 13-3:	CLKOUT and I/O Timing Requirements 113 Reset, Watchdog Timer, Oscillator Start-up Timer And Power-up Timer
	Requirements 114
Table 13-4:	Timer0 Clock Requirements 115
Table 13-5:	I ² C Bus Start/stop Bits Requirements 116
Table 13-8:	I ² C Bus Data Requirements 117
Table A-1:	Pin Compatible Devices141

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp.mchip.com/biz/mchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe[®] communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address:

mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS.

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

960513

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER, and are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB, PRO MATE, and *fuzzy*LAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

*fuzzy*TECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

· 1 F

3 6 1

1 . . .

1

^{© 1996} Microchip Technology Inc.

READER RESPONSE


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent				
RE:	Reader Response					
Fro	m: Name					
	Company					
	Address					
	City / State / ZIP / Country					
	Telephone: ()	_ FAX: ()				
	lication (optional):					
Wo	uld you like a reply?YN					
Device: PIC14000 Literature Number: DS40122B						
Que	estions:					
1	What are the best features of this document?					
1.						
2.	How does this document meet your hardware and	software development needs?				
3.	Do you find the organization of this data sheet eas	sy to follow? If not, why?				
4.	What additions to the data sheet do you think wou	Id enhance the structure and subject?				
5.	What deletions from the data sheet could be made	e without affecting the overall usefulness?				
6	le there any incorrect or micloading information (w	that and whata)?				
6.	Is there any incorrect or misleading information (w					
7.	How would you improve this document?					
8.	How would you improve our software, systems, ar	nd silicon products?				

PIC14000 PRODUCT IDENTIFICATION SYSTEM

To order or to obtain information (e.g., on pricing or delivery), please use the listed part numbers, and refer to the factory or the listed sales offices.



1 7 1

1 ~ 1

PIC14000

NOTES:

NOTES:

^{© 1996} Microchip Technology Inc.

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoq® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

© 2002 Microchip Technology Inc.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338

New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/01/02