

Figure 3. Pin Configuration




Table 2. Pin Descriptions

| Pin No. | Pin Name | Description | |
|------------|-------------|--|--|
| 1 | RF2 | RF2 port. ¹ | |
| 2 | GND | Ground Connection. Traces should be physically short and connected to the ground plane. This pin is connected to the exposed solder pad that also must be soldered to the ground plane for best performance. | |
| 3 | RF1 | RF1 port. ¹ | |
| 4 | V_{DD} | Nominal 3 V supply connection. | |
| 5 | CTRL | CMOS or TTL logic level: High = RFC to RF1 signal path Low = RFC to RF2 signal path | |
| 6 | RFC | Common RF port for switch.1 | |

Notes: 1. All RF pins must be DC blocked with nal series capacitor or held at 0 V_{D0}

Table 3. Operating Ra

| Parameter | Min | Тур | Max | Units |
|--|---------------------|-----|---------------------|-------|
| V _{DD} Power Supply Voltage | 2.7 | 3.0 | 33 | V |
| I_{DD} Power Supply Current $(V_{DD} = 3V, V_{CNTL} = 3V)$ | | 29 | 35 | μА |
| T _{OP} Operating temperature range | 40 | 1 | 25 | °C |
| Control Voltage High | 0.7xV _{DD} | V | | V |
| Control Voltage Low | | | 0.3xV _{DD} | V |

Moisture Sensitivi

The Moisture Sensitivity Level rating for the PE4237 in the 6 lead 8x3 DFN package is MSL1.

Table 4. Absolute Maximum Ratings

| Symbol | Parameter/Conditions | Min | Max | Units |
|-------------------|--|------|-----------------------|-------|
| V_{DD} | Power supply voltage | -0.3 | 4.0 | V |
| Vı | Voltage on any input except for the CTRL input | -0.3 | V _{DD} + 0.3 | V |
| V_{CTRL} | Voltage on CTRL input | | 5.0 | V |
| T _{ST} | Storage temperature range | -65 | 150 | °C |
| P _{IN} | Input power (50 Ω) | | 35 | dBm |
| V _{ESD} | ESD voltage (Human Body Model) | | 250 | V |

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating ran maximum and absolute maximum for periods may reduce reliability.

Control Logic Input

he control logic input pin (CTRL) is typically y a 3-volt CMOS logic level signal. For flexibility to support systems that have 5-volt control logic drivers, the control logic input has been designed to handle a standard 5-volt TTL control signal. This TTL control signal input must ceed 5-volts or damage to the switch could esult.

Table 5. Control Logic Truth Table

| Control Voltage | Signal Path | |
|-------------------------|-------------|--|
| CTRL = CMOS or TTL High | RFC to RF1 | |
| CTRL = CMOS or TTL Low | RFC to RF2 | |

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 4.

Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up.

©2003-2009 Peregrine Semiconductor Corp. All rights reserved.



Typical Performance Data @ -40 °C to 85 °C (Unless Otherwise Noted)

Figure 4. Insertion Loss - RFC to RF1

-0.25 -0.25 -0.75 -1.5 0 500 1000 1500 2000 2500 3000 3500 400 Frequency (MHz)

Figure 6. Insertion Loss - RFC




Figure 5. Input 1dB Compression Point





Figure 7. Isolation - RFC to RF1 $T = 25 \text{ }^{\circ}\text{C}$



©2003-2009 Peregrine Semiconductor Corp. All rights reserved.



Typical Performance Data @ 25 °C

Figure 8. Isolation – RFC to RF2




Figure 10. Return Loss - RFC to RF1, RF2




Figure 9. Isolation - RF1 to RF2, RF2 to RF1





Figure Return Loss - RF1, RF2



©2003-2009 Peregrine Semiconductor Corp. All rights reserved.



Evaluation Kit

The SPDT Switch Evaluation Kit board was designed to ease customer evaluation of the PE4237 SPDT switch. The RF common port is connected through a 50 Ω transmission line to the top left SMA connector, J1. Port 1 and Port 2 are connected through 50 Ω transmission lines to the top two SMA connectors on the right side of the board, J2 and J3. A through transmission line connects SMA connectors J4 and J5. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a two metal layer FR4 material with a total thickness of 0.031". The bottom layer provides ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 0.0476", trace gaps of 0.030", dielectric thickness of 0.028", metal thickness of 0.0021" and ϵ_{r} of 4.4.

J6 provides a means for controlling DC and digital inputs to the device. Starting from the lower left pin, the second pin to the right (J6-3) is connected to the device CNTL input. The fourth pin to the right (16-7) is connected to the device V_{DD} input. A decoupling capacitor (100 pF) is provided on both CTRL and V_{DD} traces. It is the responsibility of the customer to determine proper supply decoupling for their des application. Removing these components from t evaluation board has not be own to degrae performance.

Figure 12. Evaluation Board Layouts Peregrine Specification 101/0085





Figure 13. Evaluation Board Schematic regrine Specification 102/0110




Document No. 70-0071-06 | www.psemi.com

©2003-2009 Peregrine Semiconductor Corp. All rights reserved.



Figure 14. Package Drawing


6-lead DFN



NOTE:


1) TSLP AND SLP SHARE THE SAME EXPOSE DUTLINE BUT WITH DIFFERENT THICKNESS:

| | | TSLP | SLP |
|---|------|-------|-------|
| | MAX. | 0.800 | 0.900 |
| A | N□M. | 0.750 | 3.850 |
| | MIN. | 0.700 | 0.800 |



ackage) is electrically connected to pin 2 (fused.) NOTE: The exposed solder pad (on the bottom of the

Figure 15. Marking Specifications



Date Code (last two digits of year and work week)

Last five digits of Lot Number

©2003-2009 Peregrine Semiconductor Corp. All rights reserved.



Figure 16. Tape and Reel Specifications

6-lead DFN




Table 6. Dimensions

| Dimension | DFN 3x3 mm |
|--------------|-------------------|
| Ao | 3.23 ± 0.1 |
| Во | 3.17 ± 0.1 |
| Ko | 1. 37 ±0.1 |
| Р | 4 ± 0.1 |
| W | 8+0.3, -0.1 |
| Т | 0.254 ± 0.02 |
| R7 Quantity | 3000 |
| R13 Quantity | N.A. |

Note: R7 = 7 inch ock Reel, R1 13 inch Loc

- 1. 10 SPROCKET H CUMULATIVE TOLERANCE ±0.2
- ANCE WITH EIA 481
- POCKET POSITION BLATIVE TO SPROCKET HOLE MEASURED RLE POSITION OF POCKET, NOT POCKET HOLE

Table 7. Ordering Information

| Order Code | Part Marking | Description | Package | Shipping Method |
|------------|--------------|----------------------------|-------------------------|------------------|
| 4237-51 | 4237 | PE4237G-06DFN 3x3mm-12800F | Green 6-lead 3x3 mm DFN | Tape or loose |
| 4237-52 | 4237 | PE4237G-06DFN 3x3mm-3000C | Green 6-lead 3x3 mm DFN | 3000 units / T&R |
| 4237-00 | PE4237-EK | PE4237-06DFN 3x3mm-EK | Evaluation Kit | 1 / Box |

Device Orientation in Tape



Sales Offices

The Americas

Peregrine Semiconductor Corporation

9380 Carroll Park Drive San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499

Europe

Peregrine Semiconductor Europe

Bâtiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-4741-9173

Fax: +33-1-4741-9173

High-Reliability and Defense Products

Americas San Diego, CA, USA Phone: 858-731-9475

Fax: 848-731-9499

Europe/Asia-Pacific Aix-En-Provence Cedex 3, France Phone: +33-4-4239-3361

Fax: +33-4-4239-7227

ir Web site at: For a list of representatives in your area lease r semi.com

Data Sheet Identification

Advance Information

The product is in a formative of sign stag sheet contains sign targe pec development. Specifications d features may c hout notice. any manner wi

Preliminary Specificat

The data sheet contains preliminary data Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible pr

Product Specification

The data sheet co ains final data. In the event Peregrine decides to charge the specifications, Peregrine will notify of the intended changes by issuing a DCN customer (Document Change Notice).

©2003-2009 Peregrine Semiconductor Corp. All rights reserved.

Peregrine Semiconductor, Asia Pacific (APAC)

Shanghai, 200040, P.R. China Tel: +86-21-5836-8276 Fax: +86-21-5836-7652

Peregrine Semiconductor, Kore

#B-2607, Kolon Tripolis, 210

Geumgok-dong, Bundandau.

Gyeonggi-do, 463-942 South Kore

Tel: +82-31-728-39 Fax: +82-31-728

Peregrine Semiconductor K.K., Japan

otel Tower 10B-6 Teikoku H 1-1-1 U chisaiwai-cho, Chiyoda-

0100-0011 Tok Japan Tel: 2-5211 502-521 Fax: +8

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS, HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.