


ABSOLUTE MAXIMUM RATINGS(NOTE1)

| Vcc to GND & BST to SW voltage | 6.5V |
|---------------------------------------|---------------|
| BST to GND Voltage | 40V |
| SW to GND Voltage | 3V to 35V |
| Storage Temperature Range | 65°C to 150°C |
| Operating Junction Temperature Range. | 40°C to 125°C |

NOTE1: Stresses above those listed in "ABSOLUTE MAXIMUM RATINGS", may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

PACKAGE INFORMATION



ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over Vcc = 5V, and $T_A = 0$ to 70°C. Typical values refer to $T_A = 25$ °C. Low duty cycle pulse testing is used which keeps junction and case temperatures equal to the ambient temperature.

| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
|--|---------------------------|--|-----|------|-----|-------|
| Reference Voltage | | | | | | |
| Ref Voltage | V _{REF} | 4.5V <vcc<5.5v< td=""><td></td><td>0.8</td><td></td><td>V</td></vcc<5.5v<> | | 0.8 | | V |
| Ref Voltage line regulation | | | | 0.4 | | % |
| Supply Voltage(Vcc) | | | | | | |
| V _{CC} Voltage Range | V _{cc} | | 4.5 | 5 | 5.5 | V |
| V _{CC} Supply Current (Static) | I _{CC} (Static) | Outputs not switching | | 3 | | mA |
| V _{CC} Supply Current | I _{CC} | C _{LOAD} =3300pF F _S =300kHz | | 5 | | mA |
| (Dynamic) | (Dynamic) | | | | | |
| Supply Voltage(V _{BST}) | | | | | | |
| V _{BST} Supply Current (Static) | I _{BST} (Static) | Outputs not switching | | 0.15 | | mA |
| V _{BST} Supply Current | I _{BST} | C _{LOAD} =3300pF F _S =300kHz | | 5 | | mA |
| (Dynamic) | (Dynamic) | | | | | |
| Under Voltage Lockout | | | | | | |
| V _{cc} -Threshold | V _{cc} _UVLO | V _{cc} Rising | | 4.2 | | V |
| V _{cc} -Hysteresis | V _{CC} _Hyst | V _{cc} Falling | | 0.22 | | V |

Downloaded from Arrow.com.



| PARAMETER | SYM | Test Condition | Min TYP | | MAX | Units | |
|--|----------------------------|---|---------|------|-----|-------|--|
| SS | | | | | | | |
| Soft Start time | Tss | Fsw=300Khz | | 3.4 | | mS | |
| Oscillator (Rt) | | | | 1.7 | | | |
| Frequency | Fs | NX2124, NX2124A | | 300 | | kHz | |
| Ramp-Amplitude Voltage | V _{RAMP} | | | 1.6 | | V | |
| Max Duty Cycle | | | | 84 | | % | |
| Min Duty Cycle | | | | | 0 | % | |
| Error Amplifiers | | | | | | | |
| Transconductance | | | | 2000 | | umho | |
| Input Bias Current | lb | | | 10 | | nA | |
| Comp SD Threshold | | | | 0.3 | | V | |
| FBUVLO | | | | | | | |
| Feedback UVLO threshold | | percent of nominal | 65 | 70 | 75 | % | |
| High Side Driver(C _L =2200pF) | | | | | | | |
| Output Impedance , Sourcing | R _{source} (Hdrv) | I=200mA | | 1.9 | | ohm | |
| Output Impedance , Sinking | R _{sink} (Hdrv) | I=200mA | | 1.7 | | ohm | |
| Sourcing Current | I _{source} (Hdrv) | | | 1 | | А | |
| Sinking Current | I _{sink} (Hdrv) | | | 1.2 | | А | |
| Rise Time | THdrv(Rise) | | | 14 | | ns | |
| Fall Time | THdrv(Fall) | | | 17 | | ns | |
| Deadband Time | Tdead(L to H) | Ldrv going Low to Hdrv going High, 10%-10% | | 30 | | ns | |
| Low Side Driver (C _L =2200pF) | , | | | | | | |
| Output Impedance, Sourcing Current | R _{source} (Ldrv) | I=200mA | | 1.9 | | ohm | |
| Output Impedance, Sinking Current | R _{sink} (Ldrv) | I=200mA | | 1 | | ohm | |
| Sourcing Current | I _{source} (Ldrv) | | | 1 | | А | |
| Sinking Current | I _{sink} (Ldrv) | | | 2 | | Α | |
| Rise Time | TLdrv(Rise) | | | 13 | | ns | |
| Fall Time | TLdrv(Fall) | | | 12 | | ns | |
| Deadband Time | Tdead(H to L) | SW going Low to Ldrv going High, 10% to 10% | | 10 | | ns | |
| OCP | | | | | | | |
| OCP voltage | | NX2124 | | 360 | | mV | |
| | | NX2124A | | 540 | | | |



PIN DESCRIPTIONS

| PIN # | PIN SYMBOL | PIN DESCRIPTION | |
|-------|------------|--|--|
| 1 | BST | This pin supplies voltage to the high side driver. A high frequency ceramic capacitor of 0.1 to 1 uF must be connected from this pin to SW pin. | |
| 2 | HDRV | High side MOSFET gate driver. | |
| 3 | GND | Ground pin. | |
| 4 | LDRV | Low side MOSFET gate driver. For the high current application, a 4.7nF capaci- tor is recommended to be placed on low side MOSFET's gate to ground. This is to prevent undesired Cdv/dt induced low side MOSFET's turn on to happen, which is caused by fast voltage change on the drain of low side MOSFET in synchronous buck converter and lower the system efficiency. | |
| 5 | Vcc | Voltage supply for the internal circuit as well as the low side MOSFET gate driver. A 1uF high frequency ceramic capacitor must be connected from this pin to GND pin. | |
| 6 | FB | This pin is the error amplifier inverting input. This pin is also connected to the output UVLO comparator. When this pin falls below 0.56V, both HDRV and LDRV outputs are in hiccup. | |
| 7 | COMP | This pin is the output of the error amplifier and together with FB pin is used to compensate the voltage control feedback loop. This pin is also used as a shu down pin. When this pin is pulled below 0.3V, both drivers are turned off and internal soft start is reset. | |
| 8 | SW | This pin is connected to the source of the high side MOSFET and provides return path for the high side driver. Also SW senses the low side MOSFETS current, when the pin voltage is lower than 360mV for NX2124, 540mV for NX2124A hiccup will be triggered. | |



BLOCK DIAGRAM




Figure 2 - Simplified block diagram of the NX2124/NX2124A



APPLICATION INFORMATION

Symbol Used In Application Information:

| VIN - Input voltage | |
|---------------------|--|
|---------------------|--|

- Vout Output voltage
- IOUT Output current
- $\Delta V_{\text{RIPPLE}}\,$ Output voltage ripple
- Fs Working frequency
- ΔI_{RIPPLE} Inductor current ripple

Design Example

The following is typical application for NX2124, the schematic is figure 1.

 $V_{IN} = 5V$ $V_{OUT}=1.8V$ $F_{S}=300kHz$ $I_{OUT}=9A$ $\Delta V_{RIPPLE} <= 20mV$ $\Delta V_{DROOP} <= 100mV @ 9A step$

Output Inductor Selection

The selection of inductor value is based on inductor ripple current, power rating, working frequency and efficiency. Larger inductor value normally means smaller ripple current. However if the inductance is chosen too large, it brings slow response and lower efficiency. Usually the ripple current ranges from 20% to 40% of the output current. This is a design freedom which can be decided by design engineer according to various application requirements. The inductor value can be calculated by using the following equations:

$$L_{OUT} = \frac{V_{IN} - V_{OUT}}{\Delta I_{RIPPLE}} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_{s}} \qquad \dots (1)$$

 $I_{RIPPLE} = k \times I_{OUTPUT}$

where k is between 0.2 to 0.4. Select k=0.3, then

$$L_{OUT} = \frac{5V \cdot 1.8V}{0.3 \times 9A} \times \frac{1.8V}{5V} \times \frac{1}{300 \text{ kHz}}$$
$$L_{OUT} = 1.4 \text{ uH}$$

 $\label{eq:choose} Choose inductor from COILCRAFT DO5010P- \\ 152HC with L=1.5 uH is a good choice.$

Current Ripple is recalculated as

$$\Delta I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{L_{OUT}} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_{s}}$$
$$= \frac{5V - 1.8V}{1.5uH} \times \frac{1.8v}{5v} \times \frac{1}{300kHz} = 2.56A$$
...(2)

Output Capacitor Selection

Output capacitor is basically decided by the amount of the output voltage ripple allowed during steady state(DC) load condition as well as specification for the load transient. The optimum design may require a couple of iterations to satisfy both condition.

Based on DC Load Condition

The amount of voltage ripple during the DC load condition is determined by equation(3).

$$\Delta V_{\text{RIPPLE}} = \text{ESR} \times \Delta I_{\text{RIPPLE}} + \frac{\Delta I_{\text{RIPPLE}}}{8 \times F_{\text{S}} \times C_{\text{OUT}}} \quad ...(3)$$

Where ESR is the output capacitors' equivalent series resistance, $C_{_{OUT}}$ is the value of output capacitors.

Typically when large value capacitors are selected such as Aluminum Electrolytic, POSCAP and OSCON types are used, the amount of the output voltage ripple is dominated by the first term in equation(3) and the second term can be neglected.

For this example, electrolytic capacitors are chosen as output capacitors, the ESR and inductor current typically determines the output voltage ripple.

$$\mathsf{ESR}_{\mathsf{desire}} = \frac{\Delta V_{\mathsf{RIPPLE}}}{\Delta I_{\mathsf{RIPPLE}}} = \frac{20 \text{mV}}{2.56 \text{A}} = 7.8 \text{m}\Omega \qquad \dots (4)$$

If low ESR is required, for most applications, multiple capacitors in parallel are better than a big capacitor. For example, SANYO electrolytic capacitor 16ME1500WG is chosen.

$$N = \frac{E S R_{E} \times \Delta I_{RIPPLE}}{\Delta V_{RIPPLE}} \qquad ...(5)$$

Number of Capacitor is calculated as

$$N = \frac{13m\Omega \times 2.56A}{20mV}$$

N =1.7

The number of capacitor has to be round up to a integer. Choose N = 2.

If ceramic capacitors are chosen as output ca

Rev.1.9 06/12/12



pacitors, both terms in equation (3) need to be evaluated to determine the overall ripple. Usually when this type of capacitors are selected, the amount of capacitance per single unit is not sufficient to meet the transient specification, which results in parallel configuration of multiple capacitors.

For example, one 100uF, X5R ceramic capacitor with $2m\Omega$ ESR is used. The amount of output ripple is

$$\Delta V_{\text{RIPPLE}} = 2m\Omega \times 2.56\text{A} + \frac{2.56\text{A}}{8 \times 300\text{kHz} \times 100\text{uF}}$$
$$= 15\text{mV}$$

Although this meets DC ripple spec, however it needs to be studied for transient requirement.

Based On Transient Requirement

Typically, the output voltage droop during transient is specified as:

 $\Delta V_{\text{DROOP}} < \Delta V_{\text{TRAN}}$ @ step load ΔI_{STEP}

During the transient, the voltage droop during the transient is composed of two sections. One Section is dependent on the ESR of capacitor, the other section is a function of the inductor, output capacitance as well as input, output voltage. For example, for the overshoot, when load from high load to light load with a ΔI_{STEP} transient load, if assuming the bandwidth of system is high enough, the overshoot can be estimated as the following equation.

$$\Delta \mathbf{V}_{\text{overshoot}} = \text{ESR} \times \Delta \mathbf{I}_{\text{step}} + \frac{\mathbf{V}_{\text{OUT}}}{2 \times L \times C_{\text{OUT}}} \times \tau^2 \qquad \dots \textbf{(6)}$$

where t is the a function of capacitor, etc.

$$\tau = \begin{cases} 0 & \text{if } L \leq L_{\text{crit}} \\ \frac{L \times \Delta I_{\text{step}}}{V_{\text{OUT}}} - \text{ESR} \times C_{\text{OUT}} & \text{if } L \geq L_{\text{crit}} \end{cases} \quad ...(7)$$

where

$$L_{crit} = \frac{ESR \times C_{OUT} \times V_{OUT}}{\Delta I_{step}} = \frac{ESR_E \times C_E \times V_{OUT}}{\Delta I_{step}} \quad ...(8)$$

where ESR_{E} and C_{E} represents ESR and capacitance of each capacitor if multiple capacitors are used in parallel.

The above equation shows that if the selected output inductor is smaller than the critical inductance, the voltage droop or overshoot is only dependent on the ESR of output capacitor. For low frequency capacitor such as electrolytic capacitor, the product of ESR and capacitance is high and $L \leq L_{crit}$ is true. In that case, the transient spec is dependent on the ESR of capacitor.

In most cases, the output capacitors are multiple capacitors in parallel. The number of capacitors can be calculated by the following

$$N = \frac{ESR_{E} \times \Delta I_{step}}{\Delta V_{tran}} + \frac{V_{OUT}}{2 \times L \times C_{E} \times \Delta V_{tran}} \times \tau^{2} \qquad ...(9)$$

where

$$\tau = \begin{cases} 0 & \text{if } L \leq L_{\text{crit}} \\ \frac{L \times \Delta I_{\text{step}}}{V_{\text{OUT}}} - \text{ESR}_{\text{E}} \times C_{\text{E}} & \text{if } L \geq L_{\text{crit}} \end{cases} \quad ...(10)$$

For example, assume voltage droop during transient is 100mV for 9A load step.

If the SANYO electrolytic capaictor 16ME1500WG (1500uF, $13m\Omega$) is used, the critical inductance is given as

$$L_{crit} = \frac{ESR_E \times C_E \times V_{OUT}}{\Delta I_{step}} = \frac{13m\Omega \times 1500\mu F \times 1.8V}{9A} = 3.9\mu H$$

The selected inductor is 1.5uH which is smaller than critical inductance. In that case, the output voltage transient only dependent on the ESR.

number of capacitors is

$$N = \frac{ESR_{E} \times \Delta I_{step}}{\Delta V_{tran}} + \frac{V_{OUT}}{2 \times L \times C_{E} \times \Delta V_{tran}} \times \tau^{2}$$
$$= \frac{13m\Omega \times 9A}{100mV} + \frac{1.8V}{2 \times 1.5 \mu H \times 220 \mu F \times 100mV} \times (0)^{2}$$
$$= 1.2$$

The number of capacitors has to satisfied both ripple and transient requirement. Overall, we can choose N=2.

| Rev.1.9 | |
|----------|--|
| 06/12/12 | |



It should be considered that the proposed equation is based on ideal case, in reality, the droop or overshoot is typically more than the calculation. The equation gives a good start. For more margin, more capacitors have to be chosen after the test. Typically, for high frequency capacitor such as high quality POSCAP especially ceramic capacitor, 20% to 100% (for ceramic) more capacitors have to be chosen since the ESR of capacitors is so low that the PCB parasitic can affect the results tremendously. More capacitors have to be selected to compensate these parasitic parameters.

Compensator Design

Due to the double pole generated by LC filter of the power stage, the power system has 180° phase shift, and therefore, is unstable by itself. In order to achieve accurate output voltage and fast transient response, compensator is employed to provide highest possible bandwidth and enough phase margin. Ideally, the Bode plot of the closed loop system has crossover frequency between1/10 and 1/5 of the switching frequency, phase margin greater than 50° and the gain crossing 0dB with -20dB/decade. Power stage output capacitors usually decide the compensator type. If electrolytic capacitors are chosen as output capacitors, type II compensator can be used to compensate the system, because the zero caused by output capacitor ESR is lower than crossover frequency. Otherwise type III compensator should be chosen.

A. Type III compensator design

For low ESR output capacitors, typically such as Sanyo oscap and poscap, the frequency of ESR zero caused by output capacitors is higher than the crossover frequency. In this case, it is necessary to compensate the system with type III compensator. The following figures and equations show how to realize the type III compensator by transconductance amplifier.

$$\mathsf{F}_{\mathsf{Z}1} = \frac{1}{2 \times \pi \times \mathsf{R}_4 \times \mathsf{C}_2} \qquad \dots (11)$$

$$F_{Z2} = \frac{1}{2 \times \pi \times (R_2 + R_3) \times C_3} \qquad ...(12)$$

$$F_{P1} = \frac{1}{2 \times \pi \times R_3 \times C_3} \qquad \dots (13)$$

$$\mathsf{F}_{\mathsf{P}_2} = \frac{1}{2 \times \pi \times \mathsf{R}_4 \times \frac{\mathsf{C}_1 \times \mathsf{C}_2}{\mathsf{C}_1 + \mathsf{C}_2}} \qquad \dots (14)$$

where F_{Z1} , F_{Z2} , F_{P1} and F_{P2} are poles and zeros in the compensator. Their locations are shown in figure 4.

The transfer function of type III compensator for transconductance amplifier is given by:

$$\frac{V_{e}}{V_{oUT}} = \frac{1 - g_{m} \times Z_{f}}{1 + g_{m} \times Z_{in} + Z_{in} / R_{1}}$$

For the voltage amplifier, the transfer function of compensator is

$$\frac{V_{e}}{V_{OUT}} = \frac{-Z_{f}}{Z_{in}}$$

To achieve the same effect as voltage amplifier, the compensator of transconductance amplifier must satisfy this condition: R_4 >>2/gm. And it would be desirable if $R_1 ||R_2||R_3$ >>1/gm can be met at the same time.




Figure 3 - Type III compensator using transconductance amplifier

Rev.1.9 06/12/12



Case 1: F_{LC}<F_O<F_{ESR}




Figure 4 - Bode plot of Type III compensator

Design example for type III compensator are in order. The crossover frequency has to be selected as F_{LC} < F_{O} < F_{ESR} and F_{O} <=1/10~1/5 $F_{s.}$ Here two POSCAP 2R5TPE220MC(220uF,12 m Ω) are chosen as output capacitor.

1.Calculate the location of LC double pole $\rm F_{LC}$ and ESR zero $\rm F_{ESR}.$

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
$$= \frac{1}{2 \times \pi \times \sqrt{1.5 uH \times 440 uF}}$$
$$= 6.2 kHz$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$
$$= \frac{1}{2 \times \pi \times 6m\Omega \times 440 uF}$$
$$= 60.3 kHz$$

2. Set R_2 equal to $10k\Omega$.

Rev.1.9 06/12/12

$$R_{1} = \frac{R_{2} \times V_{REF}}{V_{OUT} - V_{REF}} = \frac{10k\Omega \times 0.8V}{1.8V - 0.8V} = 8k\Omega$$

Choose $R_1 = 8k\Omega$. 3. Set zero $F_{z2} = F_{LC}$ and $F_{p1} = F_{ESR}$.

4. Calculate $\rm R_{4}$ and $\rm C_{3}$ with the crossover frequency at 1/10~ 1/5 of the switching frequency. Set $\rm F_{o}{=}30 \rm kHz.$

$$C_{3} = \frac{1}{2 \times \pi \times R_{2}} \times (\frac{1}{F_{z^{2}}} - \frac{1}{F_{p^{1}}})$$

= $\frac{1}{2 \times \pi \times 10 k\Omega} \times (\frac{1}{6.2 kHz} - \frac{1}{60.3 kHz})$
= 2.3nF

$$R_{4} = \frac{V_{OSC}}{V_{in}} \times \frac{2 \times \pi \times F_{O} \times L}{C_{3}} \times C_{out}$$
$$= \frac{1.5V}{5V} \times \frac{2 \times \pi \times 30 \text{kHz} \times 1.5 \text{uH}}{2.2 \text{nF}} \times 440 \text{uF}$$
$$= 16.9 \text{k}\Omega$$

Choose $C_3=2.2nF$, $R_4=16.9k\Omega$. 5. Calculate C_2 with zero F_{z1} at 75% of the LC double pole by equation (11).

$$C_{2} = \frac{1}{2 \times \pi \times F_{z_{1}} \times R_{4}}$$
$$= \frac{1}{2 \times \pi \times 0.75 \times 6.2 \text{ kHz} \times 16.9 \text{ k}\Omega}$$
$$= 2\text{nF}$$

Choose $C_2=2.2nF$.

6. Calculate C_1 by equation (14) with pole F_{p2} at half the switching frequency.

$$C_{1} = \frac{1}{2 \times \pi \times R_{4} \times F_{P2}}$$
$$= \frac{1}{2 \times \pi \times 16.9 \text{k}\Omega \times 150 \text{kHz}}$$
$$= 63 \text{pF}$$

Choose C_1 =68pF. 7. Calculate R_3 by equation (13).

$$R_{3} = \frac{1}{2 \times \pi \times F_{P_{1}} \times C_{3}}$$
$$= \frac{1}{2 \times \pi \times 60.3 \text{kHz} \times 2.2 \text{nF}}$$
$$= 1.2 \text{k}\Omega$$

Choose $R_3 = 1.2 k\Omega$.

Microsemi

Analog Mixed Signal Group 11861 Western Avenue, Garden Grove, CA. 92841, 800-877-6458, 714-898-8121, Fax: 714-893-2570



Case 2: F_{LC}<F_{ESR}<F_O




Figure 5 - Bode plot of Type III compensator $(F_{LC} < F_{ESR} < F_{O})$

If electrolytic capacitors are used as output capacitors, typical design example of type III compensator in which the crossover frequency is selected as F_{LC} < F_{ESR} < F_{O} and F_{O} <=1/10~1/5 F_{s} is shown as the following steps. Here two SANYO 16MV-WG1500 with 13 m Ω is chosen as output capacitor.

1. Calculate the location of LC double pole $\rm F_{\tiny LC}$ and ESR zero $\rm F_{\tiny ESR}.$

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
$$= \frac{1}{2 \times \pi \times \sqrt{1.5 \text{uH} \times 3000 \text{uF}}}$$
$$= 2.3 \text{kHz}$$
$$F_{ESR} = \frac{1}{2 \times \pi \times \text{ESR} \times C_{OUT}}$$
$$= \frac{1}{2 \times \pi \times 6.5 \text{m}\Omega \times 3000 \text{uF}}$$

= 8.2kHz

Rev.1.9 06/12/12 NX2124/2124

2. Set R₂ equal to 10kΩ.

$$R_{1} = \frac{R_{2} \times V_{REF}}{V_{OUT} - V_{REF}} = \frac{10k\Omega \times 0.8V}{1.8V - 0.8V} = 8k\Omega$$
Choose R₁=8.06kΩ.
3. Set zero F₂₂ = F_{LC} and F_{p1} =F_{ESR}.
4. Calculate C₃.

$$C_{3} = \frac{1}{2 \times \pi \times R_{2}} \times (\frac{1}{F_{22}} - \frac{1}{F_{p1}})$$

$$= \frac{1}{2 \times \pi \times 10k\Omega} \times (\frac{1}{2.3kHz} - \frac{1}{8.2kHz})$$

$$= 4.76nF$$
Choose C₃=4.7nF.
5. Calculate R₃.

$$R_{3} = \frac{1}{2 \times \pi \times F_{p1} \times C_{3}}$$

$$= \frac{1}{2 \times \pi \times 8.2kHz \times 4.7nF}$$

$$= 4.1k\Omega$$
Choose R₃ =4kΩ.
6. Calculate R₄ with F₀=30kHz.

$$R_{4} = \frac{V_{OSC}}{V_{In}} \times \frac{2 \times \pi \times F_{0} \times L}{ESR} \times \frac{R_{2} \times R_{3}}{R_{2} + R_{3}}$$

$$= \frac{1.5V}{5V} \times \frac{2 \times \pi \times 30kHz \times 1.5uH}{6.5m\Omega} \times \frac{10k\Omega \times 4k\Omega}{10k\Omega + 4k\Omega}$$
Choose R₄=37.4kΩ.
Choose R₄=37.4kΩ.

7. Calculate C_2 with zero F_{z1} at 75% of the LC double pole by equation (11).

$$C_{2} = \frac{1}{2 \times \pi \times F_{z_{1}} \times R_{4}}$$
$$= \frac{1}{2 \times \pi \times 0.75 \times 2.3 \text{kHz} \times 37.4 \text{k}\Omega}$$
$$= 2.4 \text{nF}$$

Choose $C_2 = 2.2$ nF.

8. Calculate $\rm C_1$ by equation (14) with pole $\rm F_{_{p2}}$ at half the switching frequency.

$$C_{1} = \frac{1}{2 \times \pi \times R_{4} \times F_{P2}}$$
$$= \frac{1}{2 \times \pi \times 37.4 \text{k}\Omega \times 150 \text{kHz}}$$
$$= 28 \text{pF}$$

Choose C₁=27pF.

Microsemi

Analog Mixed Signal Group 11861 Western Avenue, Garden Grove, CA. 92841, 800-877-6458, 714-898-8121, Fax: 714-893-2570



B. Type II compensator design


If the electrolytic capacitors are chosen as power stage output capacitors, usually the Type II compensator can be used to compensate the system.


Type II compensator can be realized by simple RC circuit without feedback as shown in figure 6. R_3 and C_1 introduce a zero to cancel the double pole effect. C_2 introduces a pole to suppress the switching noise. The following equations show the compensator pole zero location and constant gain.

$$Gain=g_{m} \times \frac{R_{1}}{R_{1}+R_{2}} \times R_{3} \qquad \dots (15)$$

$$F_{z}=\frac{1}{2 \times \pi \times R_{3} \times C_{1}} \qquad \dots (16)$$

$$F_{p} \approx \frac{1}{2 \times \pi \times R_{3} \times C_{2}} \qquad \dots (17)$$








Figure 7 - Type II compensator with transconductance amplifier

For this type of compensator, $\rm F_{o}$ has to satisfy $\rm F_{LC}{<}F_{ESR}{<<}F_{o}{<}{=}1/10{\sim}1/5\rm F_{s}$

The following is parameters for type II compensator design. Input voltage is 5V, output voltage is 1.8V, output inductor is 1.5uH, output capacitors are two 1500uF with $13m\Omega$ electrolytic capacitors.

1.Calculate the location of LC double pole $\rm F_{LC}$ and ESR zero $\rm F_{ESR}.$

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
$$= \frac{1}{2 \times \pi \times \sqrt{1.5 \text{uH} \times 3000 \text{uF}}}$$
$$= 2.3 \text{kHz}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$
$$= \frac{1}{2 \times \pi \times 6.5m\Omega \times 3000 uF}$$
$$= 8.2 kHz$$

2.Set R_2 equal to $1k\Omega$.

$$R_{1} = \frac{R_{2} \times V_{REF}}{V_{OUT} - V_{REF}} = \frac{1k\Omega \times 0.8V}{1.8V - 0.8V} = 800\Omega$$

Choose R₁=800Ω.

3. Set crossover frequency at $1/10 \sim 1/5$ of the swithing frequency, here Fo=30kHz.

4.Calculate R₃ value by the following equation.

Rev.1.9 06/12/12



4.Calculate R₃ value by the following equation.

$$R_{3} = \frac{V_{OSC}}{V_{in}} \times \frac{2 \times \pi \times F_{O} \times L}{R_{ESR}} \times \frac{1}{g_{m}} \times \frac{V_{OUT}}{V_{REF}}$$
$$= \frac{1.5V}{5V} \times \frac{2 \times \pi \times 30 \text{kHz} \times 1.5 \text{uH}}{6.5 \text{m}\Omega} \times \frac{1}{2.0 \text{mA/V}}$$
$$\times \frac{1.8V}{0.8V}$$
$$= 14.6 \text{k}\Omega$$

Choose $R_3 = 14.7 k\Omega$.

5. Calculate C₁ by setting compensator zero F₇ at 75% of the LC double pole.

$$C_{1} = \frac{1}{2 \times \pi \times R_{3} \times F_{z}}$$
$$= \frac{1}{2 \times \pi \times 14.7 \text{k}\Omega \times 0.75 \times 2.3 \text{kHz}}$$
$$= 6.3 \text{nF}$$

Choose C₁=6.8nF.

6. Calculate C_2 by setting compensator pole F_p at half the swithing frequency.

$$C_{2} = \frac{1}{\pi \times R_{3} \times F_{s}}$$
$$= \frac{1}{p \times 14.7 k\Omega \times 300 kHz}$$
$$= 72 pF$$

Choose C₁=68pF.

Output Voltage Calculation

Output voltage is set by reference voltage and external voltage divider. The reference voltage is fixed at 0.8V. The divider consists of two ratioed resistors so that the output voltage applied at the Fb pin is 0.8V when the output voltage is at the desired value. The following equation and picture show the relationship between $\,V_{\rm OUT}\,$, $V_{\rm REF}$ and voltage divider.

$$R_{1} = \frac{R_{2} \times V_{REF}}{V_{OUT} - V_{REF}} \qquad \dots (18)$$

where R₂ is part of the compensator, and the value of R1 value can be set by voltage divider.

See compensator design for R_1 and R_2 selection.




Figure 8 - Voltage divider

Input Capacitor Selection

Input capacitors are usually a mix of high frequency ceramic capacitors and bulk capacitors. Ceramic capacitors bypass the high frequency noise, and bulk capacitors supply switching current to the MOSFETs. Usually 1uF ceramic capacitor is chosen to decouple the high frequency noise. The bulk input capacitors are decided by voltage rating and RMS current rating. The RMS current in the input capacitors can be calculated as:

$$I_{RMS} = I_{OUT} \times \sqrt{D} \times \sqrt{1 - D}$$
$$D = \frac{V_{OUT}}{V_{IN}} \qquad ...(19)$$

 $V_{IN} = 5V$, $V_{OUT} = 1.8V$, $I_{OUT} = 9A$, using equation (19), the result of input RMS current is 4.3A.

For higher efficiency, low ESR capacitors are recommended. One Sanyo OS-CON 16SP270M 16V 270uF $18m\Omega$ with 4.4A RMS rating are chosen as input bulk capacitors.

Power MOSFETs Selection

The power stage requires two N-Channel power MOSFETs. The selection of MOSFETs is based on maximum drain source voltage, gate source voltage, maximum current rating, MOSFET on resistance and power dissipation. The main consideration is the power loss contribution of MOSFETs to the overall converter efficiency. In this design example, two IRFR3706 are used. They have the following parameters: V_{ps} =30V, I_{p} =75A, R_{DSON} =9m Ω , Q_{GATE} =23nC.

There are two factors causing the MOSFET power loss:conduction loss, switching loss.

Conduction loss is simply defined as:

| Rev.1.9 | Microsemi |
|----------|--|
| 06/12/12 | Analog Mixed Signal Group |
| | 11861 Western Avenue, Garden Grove, CA. 92841, 800-877-6458, 714-898-8121, Fax: 714-893-2570 |



where the R_{DS(ON)} will increases as MOSFET junction temperature increases, K is R_{DS(ON)} temperature dependency. As a result, R_{DS(ON)} should be selected for the worst case, in which K approximately equals to 1.4 at 125°C according to IRFR3706 datasheet. Conduction loss should not exceed package rating or overall system thermal budget.

Switching loss is mainly caused by crossover conduction at the switching transition. The total switching loss can be approximated.

$$P_{SW} = \frac{1}{2} \times V_{IN} \times I_{OUT} \times T_{SW} \times F_{S} \qquad ...(21)$$

where lout is output current, Tsw is the sum of T_R and T_F which can be found in mosfet datasheet, and Fs is switching frequency. Switching loss Psw is frequency dependent.

Also MOSFET gate driver loss should be considered when choosing the proper power MOSFET. MOSFET gate driver loss is the loss generated by discharging the gate capacitor and is dissipated in driver circuits.It is proportional to frequency and is defined as:

 $P_{gate} = (Q_{HGATE} \times V_{HGS} + Q_{LGATE} \times V_{LGS}) \times F_{S} \qquad ...(22)$

where Q_{HGATE} is the high side MOSFETs gate charge, Q_{LGATE} is the low side MOSFETs gate charge, V_{HGS} is the high side gate source voltage, and V_{LGS} is the low side gate source voltage.

This power dissipation should not exceed maximum power dissipation of the driver device.

Over Current Limit Protection

Over current Limit for step down converter is achieved by sensing current through the low side MOSFET. For NX2124, the current limit is decided by the R_{DSON} of the low side mosfet. When synchronous FET is on, and the voltage on SW pin is below 360mV, the over current occurs. The over current limit can be calculated by the following equation.

$$I_{\text{SET}} = \frac{360 \text{mV}}{\text{K} \times \text{R}_{\text{DSON}}}$$

If MOSFET R_{_{DSON}}=9m\Omega, the worst case thermal consideration K=1.5, then

$$I_{\text{SET}} = \frac{320 \text{mV}}{\text{K} \times \text{R}_{\text{DSON}}} = \frac{360 \text{mV}}{1.5 \times 9 \text{m}\Omega} = 26.7 \text{A}$$

Layout Considerations

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

There are two sets of components considered in the layout which are power components and small signal components. Power components usually consist of input capacitors, high-side MOSFET, low-side MOSFET, inductor and output capacitors. A noisy environment is generated by the power components due to the switching power. Small signal components are connected to sensitive pins or nodes. A multilayer layout which includes power plane, ground plane and signal plane is recommended.

Layout guidelines:

1. First put all the power components in the top layer connected by wide, copper filled areas. The input capacitor, inductor, output capacitor and the MOSFETs should be close to each other as possible. This helps to reduce the EMI radiated by the power loop due to the high switching currents through them.

2. Low ESR capacitor which can handle input RMS ripple current and a high frequency decoupling ceramic cap which usually is 1uF need to be practically touching the drain pin of the upper MOSFET, a plane connection is a must.

3. The output capacitors should be placed as close as to the load as possible and plane connection is required.

4. Drain of the low-side MOSFET and source of the high-side MOSFET need to be connected thru a plane ans as close as possible. A snubber nedds to be placed as close to this junction as possible.

5. Source of the lower MOSFET needs to be con-



nected to the GND plane with multiple vias. One is not back to the resistor divider should not go through high enough. This is very important. The same applies to the frequency signals. output capacitors and input capacitors.

6. Hdrv and Ldrv pins should be as close to MOSFET gate as possible. The gate traces should be away from the inductor and other noise sources, and be wide and short. A place for gate drv resistors is needed placed close to the IC. to fine tune noise if needed.


the pin as well as resistor divider.

8. The output sense line which is sensing output

9. All GNDs need to go directly thru via to GND plane.

10. The feedback part of the system should be kept

11. In multilayer PCB, separate power ground and 7. Vcc capacitor, BST capacitor or any other by- analog ground. These two grounds must be connected passing capacitor needs to be placed first around the IC together on the PC board layout at a single point. The and as close as possible. The capacitor on comp to goal is to localize the high current path to a separate loop GND or comp back to FB needs to be place as close to that does not interfere with the more sensitive analog control function.




TYPICAL APPLICATION

Figure 9 - High output current application of 2124



SOIC8 PACKAGE OUTLINE DIMENSIONS



| Rev.1.9 |
|----------|
| 06/12/12 |



| JC | SOIC- | -8LD |
|--------|--------|--------|
| SYMBOL | MILLIN | IETERS |
| SY | MIN | MAX |
| A1 | 0.10 | 0.25 |
| В | 0.36 | 0.46 |
| С | 0.19 | 0.25 |
| D | 4.80 | 4.98 |
| Е | 3.81 | 3.99 |
| е | 1.27 | BSC |
| Η | 5.80 | 6.20 |
| h | 0.25 | 0.50 |
| L | 0.41 | 1.27 |
| А | 1.52 | 1.72 |
| α | 0° | 8° |
| ZD | 0.53 | REF |
| A2 | 1.37 | 1.57 |

| | COLO | OT D | | |
|--------|----------|-------|--|--|
| OL | SOIC-8LD | | | |
| SYMBOL | INCHES | | | |
| SΥ | MIN | MAX | | |
| A1 | .0040 | .0098 | | |
| В | .014 | .018 | | |
| С | .0075 | .0098 | | |
| D | .189 | .196 | | |
| Ε | .150 | .157 | | |
| е | .050 BSC | | | |
| Η | .2284 | .2440 | | |
| h | .0099 | .0196 | | |
| L | .016 | .050 | | |
| А | .060 | .068 | | |
| α | 0° | 8° | | |
| ZD | .021 REF | | | |
| A2 | .054 | .062 | | |

NOTES :

- 1. LEAD COPLANARITY SHOULD BE 0 TO 0.10MM (.004") MAX.
- 2. PACKAGE SURFACE FINISHING :
 - (2.1) TOP : MATTE (CHARMILLES $\#18\sim30$).
 - (2.2) ALL SIDES : MATTE (CHARMILLES $\#18 \sim 30$).
 - (2.3) BOTTOM : SMOOTH OR MATTE (CHARMILLES #18~30).
- ALL DIMENSIONS EXCLUDING MOLD FLASHES AND END FLASH FROM THE PACKAGE BODY SHALL NOT EXCEED 0.25MM (.010") PER SIDE(D).
- A DETAIL OF PIN #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.



Customer Service NEXSEM Inc. 500 Wald Irvine, CA 92618 U.S.A. Tel: (949)453-0714 Fax: (949)453-0713 WWW.NEXSEM.COM