- External interrupt
 - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
 - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter
 - 8-bit or 10-bit resolution can be selected.
- Low power consumption (standby) modes
 - Stop mode
 - Sleep mode
 - Watch mode
 - Time-base timer mode
- I/O port
 - MB95F562H/F563H/F564H (maximum no. of I/O ports: 16) General-purpose I/O ports (N-ch open drain) : 1 General-purpose I/O ports (CMOS I/O) : 15
 - MB95F562K/F563K/F564K (maximum no. of I/O ports: 17) General-purpose I/O ports (N-ch open drain) : 2 General-purpose I/O ports (CMOS I/O) : 15
 - MB95F572H/F573H/F574H (maximum no. of I/O ports: 4) General-purpose I/O ports (N-ch open drain) : 1 General-purpose I/O ports (CMOS I/O) : 3
 - MB95F572K/F573K/F574K (maximum no. of I/O ports: 5) General-purpose I/O ports (N-ch open drain) : 2 General-purpose I/O ports (CMOS I/O) : 3
 - MB95F582H/F583H/F584H (maximum no. of I/O ports: 12) General-purpose I/O ports (N-ch open drain) : 1 General-purpose I/O ports (CMOS I/O) : 11
 - MB95F582K/F583K/F584K (maximum no. of I/O ports: 13) General-purpose I/O ports (N-ch open drain) : 2 General-purpose I/O ports (CMOS I/O) : 11
- On-chip debug
 - 1-wire serial control
 - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
 - Built-in hardware watchdog timer
 - Built-in software watchdog timer
- Power-on reset
 - A power-on reset is generated when the power is switched on.
- Low-voltage detection reset circuit (available only on MB95F562K/F563K/F564K/F572K/F573K/F574K/ F582K/F583K/F584K)
 - Built-in low-voltage detector
- Clock supervisor counter
 - Built-in clock supervisor counter function
- Dual operation Flash memory
 - The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- Flash memory security function
 - Protects the content of the Flash memory

■ PRODUCT LINE-UP

MB95560H Series

Part number										
	MB95F562H	MB95F563H	MB95F564H	MB95F562K	MB95F563K	MB95F564K				
Parameter										
Туре			Elash mem	ory product						
Clock										
supervisor	It supervises th	e main clock os	cillation.							
counter										
Flash memory	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte				
capacity	-			*	-	-				
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes				
Power-on reset			Y	es						
Low-voltage		No			Yes					
detection reset				0.1						
Reset input	- Nisseak C	Dedicated	100	Selec	ted through sof	tware				
	 Number of ba Instruction bit 	asic instructions	: 136 : 8 bits							
	 Instruction bit Instruction let 	•	: 1 to 3	hytes						
CPU functions	 Data bit lengt 			nd 16 bits						
 Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25) 					16.25 MHz)					
	• Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)									
General-	 I/O ports (Ma 	x):16		 I/O ports (Ma 	,					
purpose I/O	CMOS I/O	: 15		CMOS I/O	: 15					
	 N-ch open dr 			 N-ch open dr 						
Time-base timer			s (external clock	trequency $= 4$	MHz)					
Hardware/	Reset genera			(dim)						
software watchdog timer		tion clock at 10	· ·	,	ardwaro watcho	log timer				
Wild register		to replace 3 byt			ardware watche	log timer.				
		of communicat		a selected by a	dedicated relo	ad timer				
				be selected by a		au timer.				
LIN-UART	 It has a full duplex double buffer. Clock-synchronized serial data transfer and clock-asynchronized serial data transfer is en- 									
	abled.									
		tion can be use	d as a LIN mast	er or a LIN slav	e.					
8/10-bit A/D	6 channels									
converter	8-bit or 10-bit r	esolution can be	e selected.							
	2 channels									
8/16-bit		• The timer can be configured as an "8-bit timer \times 2 channels" or a "16-bit timer \times 1 channel".								
composite timer	• It has built-in timer function, PWC function, PWM function and input capture function.									
 Count clock: it can be selected from internal clocks (seven types) and It can output square wave. 					ypes) and exter	nal clocks.				
	6 channels	square wave.								
External		dae detection (The rising edge	falling edge	r hoth edges og	n he selected)				
interrupt		 Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.) It can be used to wake up the device from the standby mode. 								
	 1-wire serial 				-					
On-chip debug			nchronous mod	le).						
It supports serial writing (asynchronous mode).										

(Continued)

Downloaded from Arrow.com.

Part number									
	MB95F562H	MB95F563H	MB95F5	64H	MB95	5F562K	MB	95F563K	MB95F564K
Parameter									
Watch prescaler	Eight different t	ime intervals ca	an be sele	cted.					
	 It supports automatic programming (Embedded Algorithm), and program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Flash security feature for protecting the content of the Flash memory 								
		program/erase	cycles		000	1000	-	100000	_
	Data retent	ion time		20)	/ears	10 yea	ars	5 years	
Standby mode	Sleep mode, st	op mode, watch	n mode, tir	ne-ba	se time	er mode			
	LCC-32P-M19								
Package			-		P-M09				
			F	PT-20	P-M10				



• MB95570H Series

	MB95570H Series						
Part number							
	MB95F572H	MB95F573H	MB95F574	H MB95	5F572K	MB95F573K	MB95F574K
Parameter							
Туре			Flash m	emory pro	duct		
Clock				71			
	It supervises th	e main clock os	scillation.				
counter	-						
Flash memory	8 Kbyte	12 Kbyte	20 Kbyte	8 k	Cbyte	12 Kbyte	20 Kbyte
capacity	-	-				-	-
RAM capacity	240 bytes	496 bytes	496 bytes		bytes	496 bytes	496 bytes
Power-on reset				Yes			
Low-voltage		No				Yes	
detection reset							
Reset input		Dedicated		_	Selec	ted through sol	tware
		asic instructions					
	 Instruction bit Instruction let 	•	:8 b • 1 t	o 3 bytes			
	 Data bit lengt 			3 and 16 b	its		
		truction execution				k frequency = ⁻	16.25 MHz)
	 Interrupt proc 	cessing time	: 0.6	µs (mach	ine clock	frequency = 10	6.25 MHz)
	 I/O ports (Ma 	,			orts (Ma	,	
nurnose I/O	CMOS I/O	: 3		• CMC		: 3	
	 N-ch open dr 				open dra		
Time-base timer			s (external cl	ock freque	ency = 4 l	MHz)	
	•	 Reset generation cycle Main oscillation clock at 10 MHz: 105 ms (Min) 					
software watchdog timer		clock can be us			of the ha	ardware watchc	log timer
-		to replace 3 byt					
-	No LIN-UART						
_	2 channels						
		esolution can be	a salactad				
	1 channel						
		n be configured	as an "8-hit i	imer v 2 c	hannels"	or a "16-bit tim	er v 1 channel"
0/10-Dit		timer function,					
		it can be select					
	 It can output 	square wave.					
External	2 channels						
interrunt		edge detection (•	U . U	•	^r both edges ca	in be selected.)
		d to wake up th	e device fror	n standby	modes.		
	 1-wire serial 						
		erial writing (asy					
Watch prescaler	•				A L		
		automatic prog se-resume comi		mpeaaea	Algorithi	m) and progra	im/erase/erase-
		ndicating the co		he operati	on of Fm	bedded Algorit	hm.
	-	y feature for pro	•	•		-	
,		program/erase		1000	1000	-	
	Data retent		-	20 years	10 yea		
				-	-	us syears	
-	Sleep mode, st	op mode, watch			er mode		
Package			FP	T-8P-M08			

DS702-00010-2v0-E

• MB95580H Series

 MB95580H Part number 									
	MB95F582H	MB95F583H	MB95F584H	MB95F582K	MB95F583K	MB95F584K			
	WID95F502F	MD95F565H	WD93F304H	WD95F562K	MD95F565K	WID95F564K			
Parameter									
Туре		Flash memory product							
Clock .									
supervisor counter	It supervises th	e main clock os	cillation.						
Flash memory capacity	8 Kbyte	12 Kbyte 20 Kbyte 8 Kbyte 12 Kbyte			12 Kbyte	20 Kbyte			
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes			
Power-on reset			Y	es					
Low-voltage detection reset		No			Yes				
Reset input		Dedicated		Selec	ted through sof	tware			
CPU functions	 Instruction bi Instruction less Data bit lengt Minimum inst 	Number of basic instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8 and 16 bits Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz) Interrupt processing time : 0.6 μs (machine clock frequency = 16.25 MHz)							
General- purpose I/O	 I/O ports (Ma CMOS I/O N-ch open dr 	:11 ain: 1		I/O ports (MaCMOS I/ON-ch open dr	´: 11 ain: 2				
Time-base timer	Interval time: 0	.256 ms to 8.3 s	s (external clock	frequency = 4	MHz)				
Hardware/ software watchdog timer		tion clock at 10			ardware watchc	log timer			
Wild register		to replace 3 byte							
LIN-UART	 A wide range It has a full de Clock-synchr abled. The LIN function 	of communicat uplex double bu	ion speed can k ffer. Ita transfer and	clock-asynchro	nized serial dat	ad timer. a transfer is en-			
8/10-bit A/D	5 channels								
converter	8-bit or 10-bit r	esolution can be	e selected.						
8/16-bit composite timer	 1 channel The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". It has built in timer function, BWC function, BWM function, and input conture function. 								
External	6 channels								
interrupt		dge detection (d to wake up the			r both edges ca	n be selected.)			
On-chip debug	1-wire serialIt supports se	control erial writing (asy	nchronous mod	le).					

(Continued)

6

Part number									
	MB95F582H	MB95F583H	MB95F5	84H	MB95	F582K	MB95F583K		MB95F584K
Parameter									
Watch prescaler	Eight different t	ime intervals ca	an be seleo	cted.					
	 It supports automatic programming (Embedded Algorithm) and program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Flash security feature for protecting the content of the Flash memory 								
	Number of	program/erase	cycles	1(000	1000	0	100000	
	Data retent	ion time		20 y	/ears	10 yea	ars	5 years	
Standby mode	Sleep mode, st	op mode, watch	n mode, tir	ne-ba	se time	er mode			
Package			F	PT-16	2P-M19 6P-M08 6P-M23				

■ PACKAGES AND CORRESPONDING PRODUCTS

• MB95560H Series

Part number Package	MB95F562H	MB95F562K	MB95F563H	MB95F563K	MB95F564H	MB95F564K
LCC-32P-M19	0	0	0	0	0	0
FPT-20P-M09	0	0	0	0	0	0
FPT-20P-M10	0	0	0	0	0	0
FPT-16P-M08	Х	Х	Х	Х	Х	Х
FPT-16P-M23	Х	Х	Х	Х	Х	Х
FPT-8P-M08	Х	Х	Х	Х	Х	Х

• MB95570H Series

Part number Package	MB95F572H	MB95F572K	MB95F573H	MB95F573K	MB95F574H	MB95F574K
LCC-32P-M19	Х	Х	Х	Х	Х	Х
FPT-20P-M09	Х	Х	Х	Х	Х	Х
FPT-20P-M10	Х	Х	Х	Х	Х	Х
FPT-16P-M08	Х	Х	Х	Х	Х	Х
FPT-16P-M23	Х	Х	Х	Х	Х	Х
FPT-8P-M08	0	0	0	0	0	0

• MB95580H Series

Part number Package	MB95F582H	MB95F582K	MB95F583H	MB95F583K	MB95F584H	MB95F584K
LCC-32P-M19	0	0	0	0	0	0
FPT-20P-M09	Х	Х	Х	Х	Х	Х
FPT-20P-M10	Х	Х	Х	Х	Х	Х
FPT-16P-M08	0	0	0	0	0	0
FPT-16P-M23	0	0	0	0	0	0
FPT-8P-M08	Х	Х	Х	Х	Х	Х

O: Available

X: Unavailable

8

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

• Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "■ ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSION".

Operating voltage


The operating voltage varies, depending on whether the on-chip debug function is used or not.

For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".


• On-chip debug function

The on-chip debug function requires that V_{cc}, V_{ss} and 1 serial-wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 21 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in the hardware manual of the MB95560H/570H/580H Series.

■ PIN ASSIGNMENT



(Continued)



Downloaded from Arrow.com.

■ PIN FUNCTIONS (MB95560H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function
1 -	PF1	в	General-purpose I/O port
	X1	D	Main clock I/O oscillation pin
2	PF0	В	General-purpose I/O port
2	X0		Main clock input oscillation pin
3	Vss	—	Power supply pin (GND)
4	PG2	с	General-purpose I/O port
4	X1A		Subclock I/O oscillation pin
5 –	PG1	с	General-purpose I/O port
5	X0A		Subclock input oscillation pin
6	Vcc	_	Power supply pin
7	С	—	Capacitor connection pin
	PF2		General-purpose I/O port
8	RST	A	Reset pin Dedicated reset pin on MB95F562H/F563H/F564H
9	P63	E	General-purpose I/O port High-current pin
	TO11		8/16-bit composite timer ch. 1 output pin
10	P62	E	General-purpose I/O port High-current pin
	TO10		8/16-bit composite timer ch. 1 output pin
11			
12	NC		It is an internally connected pin. Always leave it unconnected.
13	NO		in is an internally connected pin. Always leave it unconnected.
14			
15	P00	D	General-purpose I/O port High-current pin
	AN00		A/D converter analog input pin
16	P64	E	General-purpose I/O port High-current pin
	EC1		8/16-bit composite timer ch. 1 clock input pin
17	P01	D	General-purpose I/O port High-current pin
	AN01		A/D converter analog input pin
	P02		General-purpose I/O port High-current pin
18	INT02	D	External interrupt input pin
F	AN02	1	A/D converter analog input pin
F	SCK	1	LIN-UART clock I/O pin

(Continued)

Pin no.	Pin name	I/O circuit type*	Function
	P03		General-purpose I/O port High-current pin
19	INT03	D	External interrupt input pin
	AN03	1	A/D converter analog input pin
	SOT	1	LIN-UART data output pin
	P04		General-purpose I/O port
	INT04	1	External interrupt input pin
20	AN04	D	A/D converter analog input pin
_	SIN	1	LIN-UART data input pin
	EC0	1	8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
21	INT05	D	External interrupt input pin
	AN05	1	A/D converter analog input pin
	TO00	1	8/16-bit composite timer ch. 0 output pin
	P06		General-purpose I/O port High-current pin
22	INT06	E	External interrupt input pin
	TO01	1	8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
23	EC0	F	8/16-bit composite timer ch. 0 clock input pin
	DBG	1	DBG input pin
24	P07	E	General-purpose I/O port High-current pin
	INT07	1	External interrupt input pin
25			
26			
27			
28	NC		It is an internally connected pin. Always leave it unconnected.
29	INC	_	n is an internally connected pin. Always leave it unconnected.
30			
31			
32			

*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN FUNCTIONS (MB95560H Series, 20 pins)

Pin no.	Pin name	I/O circuit type*	Function
	PF0		General-purpose I/O port
1 -	X0	В	Main clock input oscillation pin
0	PF1	Б	General-purpose I/O port
2 -	X1	В	Main clock I/O oscillation pin
3	Vss		Power supply pin (GND)
4	PG2	с	General-purpose I/O port
4	X1A		Subclock I/O oscillation pin
5 -	PG1	с	General-purpose I/O port
5	X0A		Subclock input oscillation pin
6	Vcc	—	Power supply pin
7	С	—	Capacitor connection pin
	PF2		General-purpose I/O port
8	RST	A	Reset pin Dedicated reset pin on MB95F562H/F563H/F564H
9	P62	Е	General-purpose I/O port High-current pin
	TO10		8/16-bit composite timer ch. 1 output pin
10	P63	E	General-purpose I/O port High-current pin
	TO11		8/16-bit composite timer ch. 1 output pin
11	P64	E	General-purpose I/O port High-current pin
	EC1		8/16-bit composite timer ch. 1 clock input pin
12	P00	D	General-purpose I/O port High-current pin
	AN00		A/D converter analog input pin
13	P01	D	General-purpose I/O port High-current pin
	AN01		A/D converter analog input pin
	P02		General-purpose I/O port High-current pin
14	INT02	D	External interrupt input pin
	AN02	1	A/D converter analog input pin
	SCK	1	LIN-UART clock I/O pin
	P03		General-purpose I/O port High-current pin
15	INT03	D	External interrupt input pin
	AN03	7	A/D converter analog input pin
	SOT		LIN-UART data output pin

(Continued)

Downloaded from Arrow.com.

(Continued)

Pin no.	Pin name	I/O circuit type*	Function
	P04		General-purpose I/O port
	INT04		External interrupt input pin
16	AN04	D	A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
17	INT05	D	External interrupt input pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
10	P06	_	General-purpose I/O port High-current pin
18	INT06	E	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
19	P07	E	General-purpose I/O port High-current pin
	INT07		External interrupt input pin
	P12		General-purpose I/O port
20	EC0	F	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

Downloaded from Arrow.com.

■ PIN FUNCTIONS (MB95570H Series, 8 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	Vss	_	Power supply pin (GND)
2	Vcc	_	Power supply pin
3	С	—	Capacitor connection pin
	PF2		General-purpose I/O port
4	RST	A	Reset pin Dedicated reset pin on MB95F572H/F573H/F574H
	P04		General-purpose I/O port
_	INT04	D	External interrupt input pin
5 -	AN04		A/D converter analog input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
6	AN05	D	A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
_	P06		General-purpose I/O port High-current pin
7	INT06	E	External interrupt input pin
	TO01	1	8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
8	EC0	F	8/16-bit composite timer ch. 0 clock input pin
	DBG	<u> </u>	DBG input pin

*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN FUNCTIONS (MB95580H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function			
4	PF1	— В	General-purpose I/O port			
1	X1	В	Main clock I/O oscillation pin			
2	PF0	B General-purpose I/O port				
2	X0	Main clock input oscillation pin				
3	Vss	—	Power supply pin (GND)			
4	PG2	с	General-purpose I/O port			
4	X1A		Subclock I/O oscillation pin			
5 -	PG1	с	General-purpose I/O port			
5	X0A		Subclock input oscillation pin			
6	Vcc	—	Power supply pin			
7	С	_	Capacitor connection pin			
	PF2		General-purpose I/O port			
8	RST	A	Reset pin Dedicated reset pin on MB95F582H/F583H/F584H			
9						
10						
11						
12	NC	-	It is an internally connected pin. Always leave it unconnected.			
13						
14						
15						
16						
17	P01	D	General-purpose I/O port High-current pin			
	AN01		A/D converter analog input pin			
	P02		General-purpose I/O port High-current pin			
18	INT02	D	External interrupt input pin			
	AN02		A/D converter analog input pin			
	SCK		LIN-UART clock I/O pin			
	P03		General-purpose I/O port High-current pin			
19	INT03	D	External interrupt input pin			
Γ	AN03		A/D converter analog input pin			
F	SOT		LIN-UART data output pin			

(Continued)

Pin no.	Pin name	I/O circuit type*	Function
	P04		General-purpose I/O port
	INT04		External interrupt input pin
20	AN04	D	A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
21	INT05	D	External interrupt input pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
	P06	_	General-purpose I/O port High-current pin
22	INT06	E	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
23	EC0	F	8/16-bit composite timer ch. 0 clock input pin
Ī	DBG		DBG input pin
24	P07	E	General-purpose I/O port High-current pin
	INT07		External interrupt input pin
25			
26			
27			
28	NC		It is an internally connected pin. Always leave it unconnected.
29			n is an internally connected pin. Always leave it unconnected.
30			
31			
32			

*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN FUNCTIONS (MB95580H Series, 16 pins)

Pin no.	Pin name	I/O circuit type*	Function
4	PF0	В	General-purpose I/O port
1 -	X0	В	Main clock input oscillation pin
0	PF1	в	General-purpose I/O port
2	X1	В	Main clock I/O oscillation pin
3	Vss	_	Power supply pin (GND)
4	PG2	с	General-purpose I/O port
4	X1A		Subclock I/O oscillation pin
F	PG1	с	General-purpose I/O port
5 -	X0A		Subclock input oscillation pin
6	Vcc	—	Power supply pin
	PF2		General-purpose I/O port
7	RST	A	Reset pin Dedicated reset pin on MB95F582H/F583H/F584H
8	С	_	Capacitor connection pin
	P02		General-purpose I/O port High-current pin
9	INT02	D	External interrupt input pin
	AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
10	P01	D	General-purpose I/O port High-current pin
	AN01		A/D converter analog input pin
	P03		General-purpose I/O port High-current pin
11	INT03	D	External interrupt input pin
	AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin
	P04		General-purpose I/O port
	INT04	7	External interrupt input pin
12	AN04	D	A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin

(Continued)


Pin no.	Pin name	I/O circuit type*	Function
	P05		General-purpose I/O port High-current pin
13	INT05	D	External interrupt input pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
	P06	_	General-purpose I/O port High-current pin
14	INT06	E	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
15	P07	Е	General-purpose I/O port High-current pin
	INT07		External interrupt input pin
	P12		General-purpose I/O port
16	EC0	F	8/16-bit composite timer ch. 0 clock input pin
	DBG]	DBG input pin


*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

Downloaded from Arrow.com.



■ I/O CIRCUIT TYPE





NOTES ON DEVICE HANDLING

• Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than V_{cc} or a voltage lower than V_{ss} is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "■ ELECTRICAL CHARACTERISTICS" is applied to the V_{cc} pin or the V_{ss} pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

• Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V_{cc} ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V_{cc} value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

• Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

■ PIN CONNECTION

• Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

• Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V_{cc} pin and the V_{ss} pin to the power supply and ground outside the device. In addition, connect the current supply source to the V_{cc} pin and the V_{ss} pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between the V_{cc} pin and the V_{ss} pin at a location close to this device.

DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the Vcc or Vss pin when designing the layout of the printed circuit board. The DBG pin should not stay at "L" level after power-on until the reset output is released.


RST pin

Connect the $\overline{\text{RST}}$ pin directly to an external pull-up resistor.


To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the $\overline{\text{RST}}$ pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board. The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

• C pin


Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S. For the connection to a smoothing capacitor C_S, see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the V_{SS} pin when designing the layout of a printed circuit board.



BLOCK DIAGRAM (MB95560H Series)




■ BLOCK DIAGRAM (MB95570H Series)





■ BLOCK DIAGRAM (MB95580H Series)




Íľtsu FU

CPU CORE

Memory Space

The memory space of the MB95560H/570H/580H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95560H/570H/580H Series are shown below.

• Memory Maps



■ I/O MAP (MB95560H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001 н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	—	(Disabled)	—	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н	PLLC	PLL control register	R/W	0000000в
0007н	SYCC	System clock control register	R/W	XXX11011
0008н	STBC	Standby control register	R/W	0000000в
0009н	RSRR	Reset source register	R/W	000XXXXX
000Ан	TBTC	Time-base timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	00000000в
000Сн	WDTC	Watchdog timer control register	R/W	00XX0000E
000Dн	SYCC2	System clock control register 2	R/W	XXXX0011
000Eн	STBC2	Standby control register 2	R/W	0000000B
000Fн to 0015н	_	(Disabled)	_	
0016н	PDR6	Port 6 data register	R/W	0000000в
0017 н	DDR6	Port 6 direction register	R/W	0000000в
0018н to 0027н	_	(Disabled)	_	_
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000в
002Ан	PDRG	Port G data register	R/W	0000000в
002Вн	DDRG	Port G direction register	R/W	0000000B
002Сн	PUL0	Port 0 pull-up register	R/W	0000000
002Dн to 0032н	_	(Disabled)	_	
0033н	PUL6	Port 6 pull-up register	R/W	0000000в
0034н	—	(Disabled)		
0035н	PULG	Port G pull-up register	R/W	0000000B
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0000000B
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000B
0038 H	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0000000e
0039н	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0000000e
003Ан to 0048н	_	(Disabled)		

Address	Register abbreviation	Register name	R/W	Initial value
0049 н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000в
004А н	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000в
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000в
004Сн, 004Dн	_	(Disabled)	_	
004Eн	LVDR	LVDR reset voltage selection ID register	R/W	0000000в
004Fн		(Disabled)	_	_
0050н	SCR	LIN-UART serial control register	R/W	0000000в
0051 н	SMR	LIN-UART serial mode register	R/W	0000000в
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART receive/transmit data register	R/W	0000000в
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXв
0056н to 006Вн		(Disabled)	_	
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000в
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000в
006Е н	ADDH	8/10-bit A/D converter data register upper	R/W	0000000в
006F н	ADDL	8/10-bit A/D converter data register lower	R/W	0000000в
0070н		(Disabled)	—	
0071 н	FSR2	Flash memory status register 2	R/W	0000000в
0072н	FSR	Flash memory status register	R/W	000X0000 _B
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000в
0074н	FSR3	Flash memory status register 3	R	000XXXXX _B
0075н	FSR4	Flash memory status register 4	R/W	0000000в
0076н	WREN	Wild register address compare enable register	R/W	0000000в
0077н	WROR	Wild register data test setting register	R/W	0000000в
0078 н		Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079 н	ILR0	Interrupt level setting register 0	R/W	11111111в
007А н	ILR1	Interrupt level setting register 1	R/W	11111111в
007В н	ILR2	Interrupt level setting register 2	R/W	11111111в
007Сн	ILR3	Interrupt level setting register 3	R/W	11111111в
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111в
007Е н	ILR5	Interrupt level setting register 5	R/W	11111111в
007F н	—	(Disabled)	—	—
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000в
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000в
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000в

(Continued)

30

Address	Register abbreviation	Register name	R/W	Initial value
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000в
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000в
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000в
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000в
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000в
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000в
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000в
0 F 93н	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0000000в
0F94н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000в
0F95н	T00DR	8/16-bit composite timer 00 data register	R/W	0000000в
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000в
0F97н	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0000000в
0F98⊦	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0000000в
0F99н	T11DR	8/16-bit composite timer 11 data register	R/W	0000000в
0F9A⊦	T10DR	8/16-bit composite timer 10 data register	R/W	0000000в
0F9Bн	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0000000в
0F9Cн to 0FBBн	_	(Disabled)	_	_
0FBCH	BGR1	LIN-UART baud rate generator register 1	R/W	0000000в
0FBDH	BGR0	LIN-UART baud rate generator register 0	R/W	0000000в
0FBEн to 0FC2н	_	(Disabled)	_	_
0FC3н	AIDRL	A/D input disable register (Lower)	R/W	0000000в
0FC4н to 0FE3н	_	(Disabled)	_	
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	000XXXXXB
0FE5H	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXXB
0FE6H	—	(Disabled)	—	—
0FE7н	CRTDA	Main CR clock temperature dependent adjustment register	R/W	00011111в
0FE8H	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000в
0FEAH	CMDR	Clock monitoring data register	R/W	0000000в

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FEBH	WDTH	Watchdog timer selection ID register (upper)	R/W	$\textbf{XXXXXXXX}_{B}$
0FECH	WDTL	Watchdog timer selection ID register (lower)	R/W	XXXXXXXXB
0FED⊦ to 0FFF⊦	_	(Disabled)	_	_

• R/W access symbols

- R/W : Readable / Writable
- R : Read only

• Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ I/O MAP (MB95570H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н		(Disabled)	—	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111B
0006н	PLLC	PLL control register	R/W	0000000в
0007н	SYCC	System clock control register	R/W	XXX11011 _B
0008н	STBC	Standby control register	R/W	0000000в
0009н	RSRR	Reset source register	R/W	000XXXXXB
000Ан	TBTC	Time-base timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	00XX0000 _B
000DH	SYCC2	System clock control register 2	R/W	XXXX0011 _B
000Е н	STBC2	Standby control register 2	R/W	0000000в
000Fн to 0027н		(Disabled)	_	_
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000в
002Ан, 002Вн	_	(Disabled)	_	
002Сн	PUL0	Port 0 pull-up register	R/W	00000000в
002Dн to 0032н	_	(Disabled)	_	_
0033н	PUL6	Port 6 pull-up register	R/W	0000000в
0034н, 0035н	—	(Disabled)		_
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0000000в
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000в
0038н to 0049н	_	(Disabled)	_	_
004Ан	EIC20	External interrupt circuit control register ch. 4	R/W	0000000в
004Bн	EIC30	External interrupt circuit control register ch. 6	R/W	0000000в
004Сн, 004Dн		(Disabled)	_	_
004Eн	LVDR	LVDR reset voltage selection ID register	R/W	0000000в
004Fн to 006Bн		(Disabled)	_	_

006Сн 006Dн 006Ен	ADC1	0/40 hit A/D commenter combrel register d	-	
		8/10-bit A/D converter control register 1	R/W	0000000в
006Eн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000в
	ADDH	8/10-bit A/D converter data register upper	R/W	0000000в
006Fн	ADDL	8/10-bit A/D converter data register lower	R/W	0000000в
0070н	_	(Disabled)	—	_
0071 н	FSR2	Flash memory status register 2	R/W	0000000в
0072н	FSR	Flash memory status register	R/W	000Х000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000в
0074н	FSR3	Flash memory status register 3	R	000XXXXX _B
0075н	FSR4	Flash memory status register 4	R/W	0000000в
0076 н	WREN	Wild register address compare enable register	R/W	0000000в
0077н	WROR	Wild register data test setting register	R/W	0000000в
0078 н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079 н	ILR0	Interrupt level setting register 0	R/W	11111111
007Ан	ILR1	Interrupt level setting register 1	R/W	11111111в
007Вн, 007Сн		(Disabled)	-	_
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111
007Eн	ILR5	Interrupt level setting register 5	R/W	11111111
007Fн	_	(Disabled)	_	_
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000в
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000в
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000в
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000в
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000в
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000в
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000в
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000в
0F88⊦	WRDR2	Wild register data setting register ch. 2	R/W	0000000в
0F89⊦ to 0F91⊦		(Disabled)	_	
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000в
0F93⊦	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0000000в
0F94н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000в
0F95⊦	T00DR	8/16-bit composite timer 00 data register	R/W	0000000в
0F96⊦	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000в
0F97н to 0FC2н		(Disabled)	_	



(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FC3н	AIDRL	A/D input disable register (lower)	R/W	0000000в
0FC4н to 0FE3н	_	(Disabled)	_	_
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	000XXXXX _B
0FE5н	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXX _B
0FE6н		(Disabled)	—	—
0FE7н	CRTDA	Main CR clock temperature dependent adjustment register	R/W	00011111в
0FE8H	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000в
0FEAH	CMDR	Clock monitoring data register	R/W	0000000в
0FEBH	WDTH	Watchdog timer selection ID register (upper)	R/W	XXXXXXXXB
0FECH	WDTL	Watchdog timer selection ID register (lower)	R/W	XXXXXXXXB
0FED⊦ to 0FFF⊦	_	(Disabled)		_

- R/W access symbols
 - R/W : Readable / Writable
 - R : Read only

• Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ I/O MAP (MB95580H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001 н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	00000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н		(Disabled)		
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н	PLLC	PLL control register	R/W	0000000в
0007н	SYCC	System clock control register	R/W	XXX11011 _B
0008н	STBC	Standby control register	R/W	0000000в
0009н	RSRR	Reset source register	R/W	000XXXXX
000Ан	TBTC	Time-base timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	00XX0000B
000Dн	SYCC2	System clock control register 2	R/W	XXXX0011
000Е н	STBC2	Standby control register 2	R/W	0000000в
000Fн to		(Disabled)	_	
0027 н		(=:000:00)		
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000в
002Ан	PDRG	Port G data register	R/W	0000000в
002Bн	DDRG	Port G direction register	R/W	0000000в
002Сн	PUL0	Port 0 pull-up register	R/W	0000000B
002Dн to 0032н	_	(Disabled)	_	
0033н	PUL6	Port 6 pull-up register	R/W	0000000в
0034н		(Disabled)		
0035н	PULG	Port G pull-up register	R/W	0000000в
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0000000B
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000B
0038н to 0048н	_	(Disabled)	_	
0049н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000B
004Bн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000e
004Сн, 004Dн		(Disabled)		
004Eн	LVDR	LVDR reset voltage selection ID register	R/W	0000000
004Fн		(Disabled)		

0050H SCR LIN-UART serial control register R/W 0051H SMR LIN-UART serial mode register R/W 0052H SSR LIN-UART receive/transmit data register R/W 0053H RDR/TDR LIN-UART extended status control register R/W 0054H ESCR LIN-UART extended status control register R/W 0056H ECCR LIN-UART extended communication control register R/W 0056H	Address	Register abbreviation	Register name	R/W	Initial value
0052H SSR LIN-UART serial status register R/W 0053H RDR/TDR LIN-UART receive/transmit data register R/W 0054H ESCR LIN-UART extended status control register R/W 0055H ECCR LIN-UART extended communication control register R/W 0056H - (Disabled) - 0060H ADC1 8/10-bit A/D converter control register 1 R/W 0060H ADC2 8/10-bit A/D converter control register 1 R/W 0060H ADC2 8/10-bit A/D converter data register upper R/W 0070H - (Disabled) - 0071H FSR2 Flash memory status register 1 R/W 0072H FSR Flash memory status register 2 R/W 0073H SWRE0 Flash memory status register 3 R 0074H FSR3 Flash memory status register 4 R/W 0077H WROR Wild register data test setting register R/W 0077H IER0 Interrupt level setting register 1 R/W	0050н	SCR	LIN-UART serial control register	R/W	0000000в
0053H RDR/TDR LIN-UART receive/transmit data register R/W 0054H ESCR LIN-UART extended status control register R/W 0055H ECCR LIN-UART extended communication control register R/W 0056H — (Disabled) — 0066H ADC1 8/10-bit A/D converter control register 1 R/W 006EH ADC2 8/10-bit A/D converter control register 2 R/W 006EH ADDL 8/10-bit A/D converter data register upper R/W 006FH ADDL 8/10-bit A/D converter data register upper R/W 0070H — (Disabled) — 0071H FSR2 Flash memory status register 2 R/W 0072H FSR Flash memory status register 3 R 0073H SWRE0 Flash memory status register 4 R/W 0076H WRON Wild register address compare enable register R/W 0077H WROR Wild register data test setting register R/W 0078H — Mirror of register bank pointer (RP) and direct bank pointer (DP) — 0078H — (Disabled) </td <td>0051н</td> <td>SMR</td> <td>LIN-UART serial mode register</td> <td>R/W</td> <td>0000000в</td>	0051 н	SMR	LIN-UART serial mode register	R/W	0000000в
0054++ ESCR LIN-UART extended status control register R/W 0055++ ECCR LIN-UART extended communication control register R/W 0056++ 0 (Disabled) 006B++ ADC1 8/10-bit A/D converter control register 1 R/W 006D+ ADC2 8/10-bit A/D converter control register 2 R/W 006E++ ADDH 8/10-bit A/D converter control register 1 R/W 006E++ ADDL 8/10-bit A/D converter data register upper R/W 006E++ ADDL 8/10-bit A/D converter data register lower R/W 0070+ (Disabled) 0071+ FSR Flash memory status register 2 R/W 0072+ FSR Flash memory status register 3 R 0073+ SWRE0 Flash memory status register 3 R 0074+ FSR3 Flash memory status register 4 R/W 0074+ WREN Wild register address compare enable register R/W 0075+ FSR4 Flash memory status register 1	0052н	SSR	LIN-UART serial status register	R/W	00001000в
0055h ECCR LIN-UART extended communication control register R/W 0056h	0053н	RDR/TDR	LIN-UART receive/transmit data register	R/W	00000000в
0056H to 006BH—(Disabled)—0066H 006BHADC18/10-bit A/D converter control register 1R/W006CH 006EH ADC28/10-bit A/D converter control register 2R/W006EH 006FHADDL ADDL8/10-bit A/D converter data register upperR/W006FH 006FHADDL ADDL 8/10-bit A/D converter data register lowerR/W0070H 0070H—(Disabled)—0071HFSR2Flash memory status register 2R/W0072HFSRFlash memory status register 3R0073HSWRE0Flash memory status register 3R0075HFSR4Flash memory status register 4R/W0076HWRENWild register data test setting registerR/W0077HWRORWild register data test setting registerR/W0078H—Mirror of register bank pointer (RP) and direct bank pointer (DP)—0079HILR0Interrupt level setting register 0R/W007CH—(Disabled)—007BHILR2Interrupt level setting register 1R/W007CH—(Disabled)—007DHILR4Interrupt level setting register 4R/W007EHILR5Interrupt level setting register 4R/W007EHILR5Interrupt level setting register 0.0R/W007EHILR4Interrupt level setting register (upper) ch. 0R/W007EHILR5Interrupt level setting register 0.0R/W <td< td=""><td>0054н</td><td>ESCR</td><td>LIN-UART extended status control register</td><td>R/W</td><td>00000100в</td></td<>	0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
to 006BH— (Disabled)— (Disabled)006CHADC18/10-bit A/D converter control register 1R/W006DHADC28/10-bit A/D converter control register 2R/W006HADDL8/10-bit A/D converter data register upperR/W006FHADDL8/10-bit A/D converter data register lowerR/W0070H—(Disabled)—0071HFSR2Flash memory status register lowerR/W0072HFSRFlash memory status register 2R/W0073HSWRE0Flash memory status register 3R0075HFSR4Flash memory status register 3R0075HFSR4Flash memory status register 4R/W0076HWRENWild register address compare enable registerR/W0078H—Mirror of register bank pointer (RP) and direct bank pointer (DP)—0078HILR0Interrupt level setting register 1R/W0074HILR1Interrupt level setting register 2R/W0074HILR2Interrupt level setting register 1R/W0074HILR2Interrupt level setting register 2R/W0072HILR4Interrupt level setting register 5R/W0072HILR5Interrupt level setting register 4R/W0072HILR4Interrupt level setting register (upper) ch. 0R/W0072HILR5Interrupt level setting register 5R/W0072HILR5Interrupt level setting register (upper) ch. 0R/W <t< td=""><td>0055н</td><td>ECCR</td><td>LIN-UART extended communication control register</td><td>R/W</td><td>000000XX_B</td></t<>	0055н	ECCR	LIN-UART extended communication control register	R/W	000000XX _B
ОО6Сн ADC1 8/10-bit A/D converter control register 1 R/W О06Dн ADC2 8/10-bit A/D converter control register 2 R/W О06Eн ADDH 8/10-bit A/D converter data register upper R/W 006Fr/i ADDL 8/10-bit A/D converter data register upper R/W 0070h — (Disabled) — 0071h FSR2 Flash memory status register 2 R/W 0072h FSR Flash memory status register 2 R/W 0073h SWRE0 Flash memory sector write control register 0 R/W 0075h FSR3 Flash memory status register 3 R 0075h FSR4 Flash memory status register 4 R/W 0076h WREN Wild register address compare enable register R/W 0077h WROR Wild register data test setting register R/W 0078h — Mirror of register bank pointer (RP) and direct bank pointer (DP) — 0078h ILR0 Interrupt level setting register 1 R/W 007A+ ILR1 Interrupt level setti	to		(Disabled)	_	_
006DнADC28/10-bit A/D converter control register 2R/W006EнADDH8/10-bit A/D converter data register upperR/W006FнADDL8/10-bit A/D converter data register lowerR/W0070н—(Disabled)—0071нFSR2Flash memory status register 2R/W0072нFSRFlash memory status register 2R/W0073нSWRE0Flash memory sector write control register 0R/W0074нFSR3Flash memory status register 3R0075нFSR4Flash memory status register 4R/W0076нWRENWild register address compare enable registerR/W0078н—Mirror of register bank pointer (RP) and direct bank pointer (DP)—0078нILR0Interrupt level setting register 1R/W007A+ILR1Interrupt level setting register 2R/W007A+ILR2Interrupt level setting register 4R/W007B+ILR2Interrupt level setting register 4R/W007CH—(Disabled)—007DHILR4Interrupt level setting register 4R/W007FH—(Disabled)—07FHWRARH0Wild register address setting register (lower) ch. 0R/W07FHWRARH0Wild register address setting register (lower) ch. 0R/W07FHWRARH1Wild register address setting register (lower) ch. 0R/W07FHWRARH1Wild register address setting register (lower) ch. 1R/W <td></td> <td></td> <td>R/10 bit A/D converter control register 1</td> <td></td> <td>0000000-</td>			R/10 bit A/D converter control register 1		0000000-
ОО6ЕнADDH8/10-bit A/D converter data register upperR/WО06F _H ADDL8/10-bit A/D converter data register lowerR/W0070H—(Disabled)—0071HFSR2Flash memory status register 2R/W0072HFSRFlash memory status register 2R/W0073HSWRE0Flash memory sector write control register 0R/W0074HFSR3Flash memory status register 3R0075HFSR4Flash memory status register 4R/W0076HWRENWild register address compare enable registerR/W0077HWRORWild register data test setting registerR/W0078H—Mirror of register bank pointer (RP) and direct bank pointer (DP)—0079HILR0Interrupt level setting register 1R/W007CH—(Disabled)—007DHILR2Interrupt level setting register 2R/W007CH—(Disabled)—007DHILR4Interrupt level setting register 4R/W007EHILR5Interrupt level setting register 5R/W007EH—(Disabled)—07FH—(Disabled)—07FAHWRARH0Wild register address setting register (lower) ch. 0R/W07FAHWRARH1Wild register address setting register (lower) ch. 0R/W07FAHWRARH1Wild register address setting register (lower) ch. 1R/W07FAHWRARH1Wild register address setting r					0000000B
006FнADDL8/10-bit A/D converter data register lowerR/W0070н—(Disabled)—0071нFSR2Flash memory status register 2R/W0072нFSRFlash memory status register 2R/W0072нFSRFlash memory status register 0R/W0073нSWRE0Flash memory sector write control register 0R/W0074нFSR3Flash memory status register 3R0075нFSR4Flash memory status register 4R/W0076нWRENWild register address compare enable registerR/W0077нWRORWild register data test setting registerR/W0078н—Mirror of register bank pointer (RP) and direct bank pointer (DP)—0078нILR0Interrupt level setting register 0R/W007AнILR1Interrupt level setting register 2R/W007AнILR2Interrupt level setting register 2R/W007AHILR2Interrupt level setting register 4R/W007CH—(Disabled)—007DHILR4Interrupt level setting register 5R/W007FH—(Disabled)—0F80HWRARH0Wild register address setting register (upper) ch. 0R/W07F81HWRARL0Wild register address setting register (upper) ch. 1R/W0F82HWRDR0Wild register address setting register (upper) ch. 1R/W0F84HWRARL1Wild register address setting register (upper) ch. 1R/W					0000000B
0070н—(Disabled)—0071нFSR2Flash memory status register 2R/W0072нFSRFlash memory status register 2R/W0073нSWRE0Flash memory status register 0R/W0073нSWRE0Flash memory status register 3R0074нFSR3Flash memory status register 4R/W0076нWRENWild register address compare enable registerR/W0076нWRENWild register data test setting registerR/W0077нWRORWild register data test setting registerR/W0078н—Mirror of register bank pointer (RP) and direct bank pointer (DP)—0079нILR0Interrupt level setting register 0R/W007AnILR1Interrupt level setting register 1R/W007Ch—(Disabled)—007BhILR2Interrupt level setting register 2R/W007Ch—(Disabled)—007DhILR4Interrupt level setting register 5R/W007Fh—(Disabled)—0F80hWRARH0Wild register address setting register (upper) ch. 0R/W0F81hWRARL0Wild register address setting register (upper) ch. 0R/W0F83hWRARH1Wild register address setting register (upper) ch. 1R/W0F84hWRARL1Wild register address setting register (upper) ch. 1R/W0F84hWRARL1Wild register address setting register (upper) ch. 1R/W0F86h<				_	0000000B
0071нFSR2Flash memory status register 2R/W0072нFSRFlash memory status registerR/W0073нSWRE0Flash memory sector write control register 0R/W0074нFSR3Flash memory status register 3R0075нFSR4Flash memory status register 4R/W0076нWRENWild register address compare enable registerR/W0078нMirror of register bank pointer (RP) and direct bank pointer (DP)0078нMirror of register bank pointer (RP) and direct bank pointer (DP)0078нILR0Interrupt level setting register 0R/W007AHILR1Interrupt level setting register 1R/W007AHILR2Interrupt level setting register 2R/W007CH(Disabled)007DHILR4Interrupt level setting register 4R/W007FH(Disabled)077HWRARH0Wild register address setting register (upper) ch. 0R/W007CH(Disabled)077HWRARH0Wild register address setting register (upper) ch. 0R/W007FH(Disabled)077HWRARH0Wild register address setting register (upper) ch. 0R/W077HWRARH1Wild register address setting register (upper) ch. 1R/W076HWRARH1Wild register address setting register (upper) ch. 1R/W076HWRARH1Wild register address setting regi		ADDL	<u> </u>	R/W	0000000в
0072нFSRFlash memory status registerR/W0073нSWRE0Flash memory sector write control register 0R/W0074нFSR3Flash memory status register 3R0075нFSR4Flash memory status register 4R/W0076нWRENWild register address compare enable registerR/W0077нWRORWild register data test setting registerR/W0078н—Mirror of register bank pointer (RP) and direct bank pointer (DP)—0078нILR0Interrupt level setting register 1R/W007AHILR1Interrupt level setting register 2R/W007AHILR2Interrupt level setting register 4R/W007CH—(Disabled)—007DHILR4Interrupt level setting register 4R/W007EHILR5Interrupt level setting register 5R/W007FH—(Disabled)—075HWRARH0Wild register address setting register (lower) ch. 0R/W07FHWRARH0Wild register address setting register (lower) ch. 0R/W0781HWRARL0Wild register address setting register (lower) ch. 1R/W0F83HWRARH1Wild register address setting register (lower) ch. 1R/W0F85HWRARH1Wild register address setting register (lower) ch. 1R/W0F86HWRARH2Wild register address setting register (upper) ch. 2R/W				_	—
0073нSWRE0Flash memory sector write control register 0R/W0074нFSR3Flash memory status register 3R0075нFSR4Flash memory status register 4R/W0076нWRENWild register address compare enable registerR/W0077нWRORWild register data test setting registerR/W0078н—Mirror of register bank pointer (RP) and direct bank pointer (DP)0079нILR0Interrupt level setting register 0R/W007AHILR1Interrupt level setting register 1R/W007CH—(Disabled)007DHILR2Interrupt level setting register 4R/W007CH—(Disabled)007DHILR4Interrupt level setting register 5R/W007EHILR5Interrupt level setting register (upper) ch. 0R/W007FH—(Disabled)0780HWRARH0Wild register address setting register (lower) ch. 0R/W0F81HWRARL0Wild register address setting register (upper) ch. 0R/W0F83HWRARL1Wild register address setting register (lower) ch. 1R/W0F86HWRARH2Wild register address setting register (upper) ch. 2R/W					0000000в
О074нFSR3Flash memory status register 3R0075нFSR4Flash memory status register 4R/W0076нWRENWild register address compare enable registerR/W0077нWRORWild register data test setting registerR/W0077нWRORMirror of register bank pointer (RP) and direct bank pointer (DP)R/W0078н—Mirror of register bank pointer (RP) and direct bank pointer (DP)0079нILR0Interrupt level setting register 0R/W007AHILR1Interrupt level setting register 1R/W007CH(Disabled)007DHILR2Interrupt level setting register 4R/W007CH(Disabled)007DHILR4Interrupt level setting register 5R/W007FH(Disabled)0F80HWRARH0Wild register address setting register (upper) ch. 0R/W0F81HWRARL0Wild register address setting register (upper) ch. 0R/W0F82HWRDR0Wild register address setting register (upper) ch. 1R/W0F84HWRARL1Wild register address setting register (upper) ch. 1R/W0F85HWRDR1Wild register address setting register (upper) ch. 2R/W0F86HWRARH2Wild register address setting register (upper) ch. 2R/W					000X0000B
0075нFSR4Flash memory status register 4R/W0076нWRENWild register address compare enable registerR/W0077нWRORWild register data test setting registerR/W0077нWRORWild register data test setting registerR/W0078н—Mirror of register bank pointer (RP) and direct bank pointer (DP)R/W0078нILR0Interrupt level setting register 0R/W0078нILR1Interrupt level setting register 1R/W0078нILR2Interrupt level setting register 2R/W0076h—(Disabled)—0070hILR4Interrupt level setting register 4R/W007Ch—(Disabled)—007DHILR5Interrupt level setting register 5R/W007FH—(Disabled)—0780hWRARH0Wild register address setting register (upper) ch. 0R/W0F81hWRARL0Wild register address setting register (lower) ch. 0R/W0F82hWRDR0Wild register address setting register (lower) ch. 1R/W0F83hWRARL1Wild register address setting register (upper) ch. 1R/W0F85hWRDR1Wild register address setting register (lower) ch. 1R/W0F86hWRARH2Wild register address setting register (upper) ch. 2R/W					0000000в
0076нWRENWild register address compare enable registerR/W0077нWRORWild register data test setting registerR/W0078н—Mirror of register bank pointer (RP) and direct bank pointer (DP)—0079нILR0Interrupt level setting register 0R/W007AнILR1Interrupt level setting register 1R/W007BHILR2Interrupt level setting register 2R/W007CH—(Disabled)—007DHILR4Interrupt level setting register 4R/W007EHILR5Interrupt level setting register 5R/W007FH—(Disabled)—007FHWRARH0Wild register address setting register (upper) ch. 0R/W007FHWRARH0Wild register address setting register (upper) ch. 0R/W0F81HWRARL0Wild register address setting register (upper) ch. 0R/W0F83HWRARL1Wild register address setting register (upper) ch. 1R/W0F85HWRARL1Wild register address setting register (upper) ch. 1R/W0F85HWRARL1Wild register address setting register (upper) ch. 1R/W0F86HWRARL1Wild register address setting register (upper) ch. 2R/W	0074н	FSR3	Flash memory status register 3	R	000XXXXXB
0077нWRORWild register data test setting registerR/W0078н—Mirror of register bank pointer (RP) and direct bank pointer (DP)—0079нILR0Interrupt level setting register 0R/W007AнILR1Interrupt level setting register 1R/W007BнILR2Interrupt level setting register 2R/W007CH—(Disabled)—007DHILR4Interrupt level setting register 4R/W007CH—(Disabled)—007DHILR5Interrupt level setting register 5R/W007FH—(Disabled)—007FHWRARH0Wild register address setting register (upper) ch. 0R/W0F81HWRARL0Wild register address setting register (lower) ch. 0R/W0F83HWRARH1Wild register address setting register (upper) ch. 1R/W0F83HWRARL1Wild register address setting register (lower) ch. 1R/W0F85HWRDR1Wild register address setting register (lower) ch. 1R/W0F85HWRARL1Wild register address setting register (lower) ch. 1R/W0F86HWRARL1Wild register address setting register (lower) ch. 1R/W0F86HWRARL1Wild register address setting register (lower) ch. 1R/W0F86HWRARL2Wild register address setting register (upper) ch. 2R/W	0075н	FSR4	Flash memory status register 4	R/W	0000000в
0078н—Mirror of register bank pointer (RP) and direct bank pointer (DP)—0079нILR0Interrupt level setting register 0R/W007AнILR1Interrupt level setting register 1R/W007BнILR2Interrupt level setting register 2R/W007CH—(Disabled)—007DHILR4Interrupt level setting register 4R/W007CH—(Disabled)—007DHILR5Interrupt level setting register 4R/W007EHILR5Interrupt level setting register 5R/W007FH—(Disabled)—0F80HWRARH0Wild register address setting register (upper) ch. 0R/W0F81HWRARL0Wild register address setting register (lower) ch. 0R/W0F82HWRDR0Wild register address setting register (upper) ch. 1R/W0F83HWRARL1Wild register address setting register (upper) ch. 1R/W0F85HWRDR1Wild register address setting register (upper) ch. 1R/W0F86HWRARH2Wild register address setting register (upper) ch. 2R/W	0076н	WREN	Wild register address compare enable register	R/W	0000000в
0078н—(DP)—0079нILR0Interrupt level setting register 0R/W007АнILR1Interrupt level setting register 1R/W007АнILR2Interrupt level setting register 2R/W007Сн—(Disabled)—007CнILR4Interrupt level setting register 4R/W007EнILR5Interrupt level setting register 5R/W007Fн—(Disabled)—07FHWRARH0Wild register address setting register (upper) ch. 0R/W0F80нWRARL0Wild register address setting register (lower) ch. 0R/W0F82нWRDR0Wild register address setting register (lower) ch. 1R/W0F83hWRARL1Wild register address setting register (upper) ch. 1R/W0F85hWRDR1Wild register address setting register (lower) ch. 1R/W0F86hWRARH2Wild register address setting register (upper) ch. 2R/W	0077н	WROR	Wild register data test setting register	R/W	0000000в
007АнILR1Interrupt level setting register 1R/W007ВнILR2Interrupt level setting register 2R/W007Сн—(Disabled)—007DнILR4Interrupt level setting register 4R/W007EнILR5Interrupt level setting register 5R/W007Fн—(Disabled)—007FнMNerrupt level setting register 5R/W007FнWRARH0Wild register address setting register (upper) ch. 0R/W0F80нWRARL0Wild register address setting register (lower) ch. 0R/W0F82нWRDR0Wild register address setting register (upper) ch. 1R/W0F83нWRARL1Wild register address setting register (upper) ch. 1R/W0F84нWRARL1Wild register address setting register (lower) ch. 1R/W0F85нWRDR1Wild register address setting register (lower) ch. 1R/W0F86HWRARH2Wild register address setting register (upper) ch. 2R/W	0078 н	_		_	_
007BHILR2Interrupt level setting register 2R/W007CH—(Disabled)—007DHILR4Interrupt level setting register 4R/W007EHILR5Interrupt level setting register 5R/W007FH—(Disabled)—007FHWRARH0Wild register address setting register (upper) ch. 0R/W0F80HWRARL0Wild register address setting register (lower) ch. 0R/W0F81HWRARL0Wild register address setting register (lower) ch. 0R/W0F82HWRDR0Wild register address setting register (upper) ch. 1R/W0F83HWRARL1Wild register address setting register (upper) ch. 1R/W0F84HWRARL1Wild register address setting register (lower) ch. 1R/W0F85HWRDR1Wild register address setting register (lower) ch. 1R/W0F86HWRARH2Wild register address setting register (upper) ch. 2R/W	0079н	ILR0	Interrupt level setting register 0	R/W	11111111в
O07Cн—(Disabled)—007DнILR4Interrupt level setting register 4R/W007EнILR5Interrupt level setting register 5R/W007Fн—(Disabled)—0F80нWRARH0Wild register address setting register (upper) ch. 0R/W0F81нWRARL0Wild register address setting register (lower) ch. 0R/W0F82нWRDR0Wild register data setting register (lower) ch. 0R/W0F83нWRARH1Wild register address setting register (upper) ch. 1R/W0F84нWRARL1Wild register address setting register (lower) ch. 1R/W0F85нWRDR1Wild register address setting register (lower) ch. 1R/W0F86нWRARH2Wild register address setting register (upper) ch. 2R/W	007Ан	ILR1	Interrupt level setting register 1	R/W	111111118
007DнILR4Interrupt level setting register 4R/W007EнILR5Interrupt level setting register 5R/W007Fн—(Disabled)—0F80нWRARH0Wild register address setting register (upper) ch. 0R/W0F81нWRARL0Wild register address setting register (lower) ch. 0R/W0F82нWRDR0Wild register data setting register ch. 0R/W0F83нWRARH1Wild register address setting register (upper) ch. 1R/W0F84нWRARL1Wild register address setting register (lower) ch. 1R/W0F85нWRDR1Wild register address setting register (lower) ch. 1R/W0F86нWRARH2Wild register address setting register (upper) ch. 2R/W	007Вн	ILR2	Interrupt level setting register 2	R/W	111111118
007EHILR5Interrupt level setting register 5R/W007FH—(Disabled)—0F80HWRARH0Wild register address setting register (upper) ch. 0R/W0F81HWRARL0Wild register address setting register (lower) ch. 0R/W0F82HWRDR0Wild register address setting register ch. 0R/W0F83HWRARH1Wild register address setting register (upper) ch. 1R/W0F84HWRARL1Wild register address setting register (lower) ch. 1R/W0F85HWRDR1Wild register address setting register (lower) ch. 1R/W0F86HWRARH2Wild register address setting register (upper) ch. 2R/W	007Сн		(Disabled)	_	—
007FH—(Disabled)—0F80HWRARH0Wild register address setting register (upper) ch. 0R/W0F81HWRARL0Wild register address setting register (lower) ch. 0R/W0F82HWRDR0Wild register data setting register ch. 0R/W0F83HWRARH1Wild register address setting register (upper) ch. 1R/W0F84HWRARL1Wild register address setting register (lower) ch. 1R/W0F85HWRDR1Wild register address setting register (lower) ch. 1R/W0F86HWRARH2Wild register address setting register (upper) ch. 2R/W	007Dн	ILR4	Interrupt level setting register 4	R/W	11111111B
0F80нWRARH0Wild register address setting register (upper) ch. 0R/W0F81нWRARL0Wild register address setting register (lower) ch. 0R/W0F82нWRDR0Wild register data setting register ch. 0R/W0F83нWRARH1Wild register address setting register (upper) ch. 1R/W0F84нWRARL1Wild register address setting register (lower) ch. 1R/W0F85нWRDR1Wild register address setting register ch. 1R/W0F86нWRARH2Wild register address setting register (upper) ch. 2R/W	007Ен	ILR5	Interrupt level setting register 5	R/W	11111111в
0F81HWRARL0Wild register address setting register (lower) ch. 0R/W0F82HWRDR0Wild register data setting register ch. 0R/W0F83HWRARH1Wild register address setting register (upper) ch. 1R/W0F84HWRARL1Wild register address setting register (lower) ch. 1R/W0F85HWRDR1Wild register address setting register ch. 1R/W0F86HWRARH2Wild register address setting register (upper) ch. 2R/W	007Fн		(Disabled)	_	
0F82нWRDR0Wild register data setting register ch. 0R/W0F83нWRARH1Wild register address setting register (upper) ch. 1R/W0F84нWRARL1Wild register address setting register (lower) ch. 1R/W0F85нWRDR1Wild register data setting register ch. 1R/W0F86нWRARH2Wild register address setting register (upper) ch. 2R/W	0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000в
0F83HWRARH1Wild register address setting register (upper) ch. 1R/W0F84HWRARL1Wild register address setting register (lower) ch. 1R/W0F85HWRDR1Wild register data setting register ch. 1R/W0F86HWRARH2Wild register address setting register (upper) ch. 2R/W	0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000в
0F84HWRARL1Wild register address setting register (lower) ch. 1R/W0F85HWRDR1Wild register data setting register ch. 1R/W0F86HWRARH2Wild register address setting register (upper) ch. 2R/W	0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000в
0F84нWRARL1Wild register address setting register (lower) ch. 1R/W0F85нWRDR1Wild register data setting register ch. 1R/W0F86нWRARH2Wild register address setting register (upper) ch. 2R/W	0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000в
0F85нWRDR1Wild register data setting register ch. 1R/W0F86нWRARH2Wild register address setting register (upper) ch. 2R/W	0F84н	WRARL1		R/W	0000000в
0F86 _H WRARH2 Wild register address setting register (upper) ch. 2 R/W					0000000в
					0000000в
				_	0000000в
0F88H WRDR2 Wild register data setting register ch. 2 R/W					0000000в

(Continued)

DS702-00010-2v0-E

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0F89⊦				
to	—	(Disabled)	-	—
0F91н				
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000в
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0000000в
0F94н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000в
0F95н	T00DR	8/16-bit composite timer 00 data register	R/W	0000000в
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000в
0F97н to 0FBBн	_	(Disabled)	_	_
0FBCH	BGR1	LIN-UART baud rate generator register 1	R/W	0000000в
0FBDH	BGR0	LIN-UART baud rate generator register 0	R/W	0000000в
0FBEн to 0FC2н	_	(Disabled)	_	_
0FC3н	AIDRL	A/D input disable register (Lower)	R/W	0000000в
0FC4н to 0FE3н		(Disabled)	_	_
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	000XXXXXB
0FE5H	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXXB
0FE6н		(Disabled)	_	_
0FE7н	CRTDA	Main CR clock temperature dependent adjustment	R/W	00011111в
0FE8⊦	SYSC	System configuration register	R/W	11000011 _B
0FE9⊦	CMCR	Clock monitoring control register	R/W	0000000в
0FEAH	CMDR	Clock monitoring data register	R/W	0000000в
0FEBH	WDTH	Watchdog timer selection ID register (upper)	R/W	XXXXXXXXB
0FECH	WDTL	Watchdog timer selection ID register (lower)	R/W	XXXXXXXXB
0FEDн to 0FFFн	_	(Disabled)		_

• R/W access symbols

R/W : Readable / Writable

R : Read only

Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

38

■ INTERRUPT SOURCE TABLE (MB95560H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFA H	FFFB⊦	L00 [1:0]	High
External interrupt ch. 5	IRQ01	FFF8⊦	FFF9⊦	L01 [1:0]	
External interrupt ch. 2	IRQ02	FFF6⊦	FFF7H	L02 [1:0]	
External interrupt ch. 6		ГГГОН	FFF/H	LUZ [1.0]	
External interrupt ch. 3	IRQ03	FFF4 _H	FFF5H	1.02 [1:0]	
External interrupt ch. 7		ГГГ4 H	ГГГЭН	L03 [1:0]	
—	IRQ04	FFF2H	FFF3⊦	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0H	FFF1⊦	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEF⊦	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFECH	FFEDH	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEA H	FFEB H	L08 [1:0]	
—	IRQ09	FFE8⊦	FFE9н	L09 [1:0]	
—	IRQ10	FFE6H	FFE7н	L10 [1:0]	
—	IRQ11	FFE4H	FFE5H	L11 [1:0]	
—	IRQ12	FFE2H	FFE3H	L12 [1:0]	
—	IRQ13	FFE0H	FFE1н	L13 [1:0]	
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDEH	FFDFH	L14 [1:0]	
—	IRQ15	FFDC H	FFDD H	L15 [1:0]	
—	IRQ16	FFDA H	FFDB H	L16 [1:0]	
—	IRQ17	FFD8H	FFD9н	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6н	FFD7н	L18 [1:0]	
Time-base timer	IRQ19	FFD4 _H	FFD5H	L19 [1:0]	
Watch prescaler	IRQ20	FFD2H	FFD3H	L20 [1:0]	
—	IRQ21	FFD0н	FFD1н	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCEH	FFCFH	L22 [1:0]	
Flash memory	IRQ23	FFCC _H	FFCDH	L23 [1:0]	Low

■ INTERRUPT SOURCE TABLE (MB95570H Series)

		Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ00	FFFA H	FFFB _H	L00 [1:0]	High	
_	IRQ01	FFF8н	FFF9н	L01 [1:0]	▲	
 External interrupt ch. 6	- IRQ02	FFF6 _H	FFF7 _H	L02 [1:0]		
	- IRQ03	FFF4 _H	FFF5H	L03 [1:0]		
_	IRQ04	FFF2H	FFF3H	L04 [1:0]		
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0H	FFF1⊦	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFн	L06 [1:0]		
—	IRQ07	FFECH	FFEDH	L07 [1:0]		
—	IRQ08	FFEAH	FFEB H	L08 [1:0]		
—	IRQ09	FFE8H	FFE9H	L09 [1:0]		
—	IRQ10	FFE6H	FFE7н	L10 [1:0]		
—	IRQ11	FFE4H	FFE5H	L11 [1:0]		
_	IRQ12	FFE2H	FFE3H	L12 [1:0]		
_	IRQ13	FFE0H	FFE1H	L13 [1:0]		
—	IRQ14	FFDEH	FFDF H	L14 [1:0]		
_	IRQ15	FFDC H	FFDD H	L15 [1:0]		
_	IRQ16	FFDA H	FFDB H	L16 [1:0]		
—	IRQ17	FFD8H	FFD9н	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6н	FFD7н	L18 [1:0]		
Time-base timer	IRQ19	FFD4H	FFD5H	L19 [1:0]		
Watch prescaler	IRQ20	FFD2H	FFD3H	L20 [1:0]		
_	IRQ21	FFD0н	FFD1н	L21 [1:0]		
_	IRQ22	FFCEH	FFCF H	L22 [1:0]] ♥	
Flash memory	IRQ23	FFCC _H	FFCDH	L23 [1:0]	Low	

■ INTERRUPT SOURCE TABLE (MB95580H Series)

		Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number			Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ00	FFFA H	FFFB⊦	L00 [1:0]	High	
External interrupt ch. 5	IRQ01	FFF8H	FFF9н	L01 [1:0]	▲	
External interrupt ch. 2	IRQ02	FFF6H	FFF7H			
External interrupt ch. 6		ГГГОН	ГГГ/Н	L02 [1:0]		
External interrupt ch. 3	IRQ03	FFF4 _H	FFF5H	1.02 [1:0]		
External interrupt ch. 7		ГГГ4Н	ГГГЭН	L03 [1:0]		
—	IRQ04	FFF2н	FFF3⊦	L04 [1:0]		
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0H	FFF1⊦	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]		
LIN-UART (reception)	IRQ07	FFEC H	FFED H	L07 [1:0]		
LIN-UART (transmission)	IRQ08	FFEAH	FFEB H	L08 [1:0]		
—	IRQ09	FFE8H	FFE9н	L09 [1:0]		
	IRQ10	FFE6H	FFE7H	L10 [1:0]		
	IRQ11	FFE4H	FFE5H	L11 [1:0]		
	IRQ12	FFE2H	FFE3H	L12 [1:0]		
	IRQ13	FFE0H	FFE1н	L13 [1:0]		
	IRQ14	FFDEH	FFDFH	L14 [1:0]		
	IRQ15	FFDC H	FFDDH	L15 [1:0]		
	IRQ16	FFDA H	FFDB H	L16 [1:0]		
	IRQ17	FFD8H	FFD9н	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6H	FFD7н	L18 [1:0]		
Time-base timer	IRQ19	FFD4н	FFD5H	L19 [1:0]		
Watch prescaler	IRQ20	FFD2н	FFD3H	L20 [1:0]		
—	IRQ21	FFD0н	FFD1н	L21 [1:0]		
_	IRQ22	FFCEH	FFCF H	L22 [1:0]	♥	
Flash memory	IRQ23	FFCC H	FFCDH	L23 [1:0]	Low	

■ ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

Deveneter	Cumhal	Rat	ing	الما ا	Demerke
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	Vcc	$V_{\text{SS}}-0.3$	Vss+6	V	
Input voltage*1	VI	$V_{\text{SS}}-0.3$	Vss+6	V	*2
Output voltage*1	Vo	$V_{\text{SS}}-0.3$	Vss+6	V	*2
Maximum clamp current		- 2	+ 2	mA	Applicable to specific pins ^{*3}
Total maximum clamp current	ΣIIclampI	_	20	mA	Applicable to specific pins ^{*3}
"L" level maximum	IOL1		15	mA	Other than P05, P06, P62 and P63*4
output current	IOL2	_	15	mA	P05, P06, P62 and P63 ^{*4}
"L" level average current	Iolav1		4	mA	Other than P05, P06, P62 and P63 ^{*4} Average output current= operating current × operating ratio (1 pin)
	Iolav2		12		P05, P06, P62 and P63 ⁻⁴ Average output current= operating current × operating ratio (1 pin)
"L" level total maximum output current	ΣΙοι	_	48	mA	
"L" level total average output current	ΣΙοιαν	_	50	mA	Total average output current= operating current × operating ratio (Total number of pins)
"H" level maximum	Іон1		– 15	m۸	Other than P05, P06, P62 and P63 ^{*4}
output current	Он2		– 15	mA	P05, P06, P62 and P63 ^{*4}
"H" level average	Іонау1		- 4	mA	Other than P05, P06, P62 and P63 ⁻⁴ Average output current= operating current × operating ratio (1 pin)
current	Іонау2		- 8	ША	P05, P06, P62 and P63 ^{*4} Average output current= operating current × operating ratio (1 pin)
"H" level total maximum output current	ΣІон	—	48	mA	
"H" level total average output current	ΣΙοήαν	_	- 50	mA	Total average output current= operating current × operating ratio (Total number of pins)
Power consumption	P₫	—	320	mW	
Operating temperature	TA	- 40	+ 85	°C	
Storage temperature	Tstg	- 55	+ 150	°C	

(Continued)

(Continued)

- *1: The parameter is based on the condition that V_{SS} is 0.0 V.
- *2: VI and Vo must not exceed Vcc + 0.3 V. VI must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the ICLAMP rating is used instead of the VI rating.
- *3: Applicable to the following pins: P00 to P07, P62 to P64, PF0, PF1, PG1, PG2 (P00, and P62 to P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K. P01, P02, P03, P07, PF0. PF1, PG1 and PG2 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/ F583K/F584H/F584K.)
 - Use under recommended operating conditions.
 - Use with DC voltage (current).
 - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
 - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
 - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the V_{cc} pin, affecting other devices.
 - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
 - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
 - Do not leave the HV (High Voltage) input pin unconnected.
 - Example of a recommended circuit:



*4: P62 and P63 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions


(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks			
Farameter	Symbol	Min	Max	Unit	neir			
		2.4*1*2	5.5* ¹		In normal operation	Other than on-chip debug		
Power supply	Vcc	2.3	5.5	v	Hold condition in stop mode	mode		
voltage	VCC	2.9	5.5	v	In normal operation	On-chip debug mode		
		2.3	5.5		Hold condition in stop mode	On-chip debug mode		
Smoothing capacitor	Cs	0.022	1	μF	*3			
Operating	т.	- 40	+ 85	°C	Other than on-chip debug me	ode		
temperature	IA			On-chip debug mode				

*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

*2: The value is 2.88 V when the low-voltage detection reset is used.

*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than Cs. For the connection to a smoothing capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

1		T	(\	$v_{\rm cc} = 5.0 \text{ V}$, Vss = 0.0	V, Ta	$= -40^{\circ}C \text{ to } + 85^{\circ}C$
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
rarameter	Oymbol	i in name	Condition	Min	Тур	Max	0	nemarks
	Vін	P04	—	0.7 Vcc		Vcc + 0.3	V	Hysteresis input
"H" level input voltage	Vihs	P00 ^{*3} to P03 ^{*4} , P05 to P07 ^{*4} , P12, P62 to P64 ^{*3} , PF0 ^{**4} , PF1 ^{*4} , PG1 ^{*4} , PG2 ^{*4}	_	0.8 Vcc		Vcc + 0.3	V	Hysteresis input
	VIHM	PF2	—	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input
	Vı∟	P04		$V_{\text{SS}}-0.3$	_	0.3 Vcc	V	Hysteresis input
"L" level input voltage	Vils	P00 ^{*3} to P03 ^{*4} , P05 to P07 ^{*4} , P12, P62 to P64 ^{*3} , PF0 ^{*4} , PF1 ^{*4} , PG1 ^{*4} , PG2 ^{*4}	_	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input
	VILM	PF2	—	V ss - 0.3	_	0.2 Vcc	V	Hysteresis input
Open-drain output application voltage	VD	P12, PF2	_	Vss – 0.3	_	Vss + 5.5	V	
"H" level	Voh1	P04, PF0* ⁴ , PF1* ⁴ , PG1* ⁴ , PG2* ⁴	Iон = -4 mA	Vcc - 0.5		_	V	
output voltage	Vон2	P00 ^{*3} to P03 ^{*4} , P05 to P07 ^{*4} , P62 to P64 ^{*3}	Iон = −8 mA	Vcc – 0.5	_	_	V	
"L" level	Vol1	P04, P12, PF0 to PF2*4, PG1*4, PG2*4	lo∟ = 4 mA	—		0.4	V	
output voltage	Vol2	P00 ^{*3} to P03 ^{*4} , P05 to P07 ^{*4} , P12, P62 to P64 ^{*3}	lo∟ = 12 mA	_	_	0.4	v	
Input leak current (Hi-Z output leak current)	lu	All input pins	0.0 V < Vı < Vcc	- 5	_	+ 5	μA	When pull-up resistance is disabled
Pull-up resistance	Rpull	P00* ³ to P07* ⁴ , P62 to P64* ³ , PG1* ⁴ , PG2* ^{4*5}	Vi = 0 V	25	50	100	kΩ	When pull-up resistance is enabled
Input capacitance	CIN	Other than Vcc and Vss	f = 1 MHz	_	5	15	pF	

(Continued)

Demonstra	0	Dia			Value			Demoster
Parameter	Symbol	Pin name	Condition	Min	Typ*1	Max*2	Unit	Remarks
			Fсн = 32 MHz	_	3.6	5.8	mA	Except during Flash memory programming and erasing
	lcc		F⊪P = 16 MHz Main clock mode (divided by 2)	_	7.5	13.8	mA	During Flash memory programming and erasing
				_	4.1	9.1	mA	At A/D conversion
	Iccs	Vcc	$F_{CH} = 32 \text{ MHz}$ $F_{MP} = 16 \text{ MHz}$ Main sleep mode (divided by 2)	_	1.3	3	mA	
	IccL	(External clock operation)	$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_A = + 25^{\circ}C$	_	49	145	μA	
Power supply current*5	Iccls*6		$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subsleep mode (divided by 2) $T_A = + 25^{\circ}C$	_	6	10	μA	
	Iccт* ⁶		$F_{CL} = 32 \text{ kHz}$ Watch mode Main stop mode T _A = + 25°C	_	5	9	μA	
	Іссмск	Vcc	F _{CRH} = 4 MHz F _{MP} = 4 MHz Main CR clock mode	_	1.1	4.6	mA	
	ICCSCR	VCC	Sub-CR clock mode (divided by 2) $T_A = + 25^{\circ}C$	_	58.1	230	μA	
	Ісстѕ	Vcc (External clock	$F_{CH} = 32 \text{ MHz}$ Time-base timer mode T _A = + 25°C	_	330	370	μA	
	Іссн	(External clock operation)	Substop mode T _A = + 25°C		4	15	μΑ	Main stop mode for a single external clock product <i>(Continued)</i>

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, TA = - 40°C to + 85°C)

(Continued)

(Continued)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	DI Pin name	Condition		Value		Unit	Remarks	
Farameter Symbol		Finname	Condition	Min	Typ*1	Max*2	Unit	Tielliai K5	
	Ilvd		Current consumption for low-voltage detection circuit only	_	4	7	μA		
	Ісвн	Vcc	Current consumption for the main CR oscillator	_	240	320	μA		
	ICRL		Current consumption for the sub-CR oscillator oscillating at 100 kHz		7	20	μΑ		

*1: Vcc = 5.0 V, $T_A = +25^{\circ}C$

*2: $V_{CC} = 5.5 \text{ V}, \text{ T}_{A} = +85^{\circ}\text{C}$ (unless otherwise specified)

*3: P00, P62, P63 and P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

- *4: P01, P02, P03, P07, PF0, PF1, PG1 and PG2 are only available on MB95F562H/F562K/F563H/F563K/ F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.
- *5: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the value from Icc to IccH. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
 - See "4. AC Characteristics: (1) Clock Timing" for FCH and FCL.
 - See "4. AC Characteristics: (2) Source Clock / Machine Clock" for FMP and FMPL.
- *6: In sub-CR clock mode, the power supply current value will become the sum of adding ICRL to ICCLS or ICCT. In addition, when the sub-CR clock mode is selected with FMPL being 50 kHz, the current consumption will increase accordingly.

4. AC Characteristics

(1) Clock Timing

				`	Value			$= 0.0 \text{ v}, \text{ TA} = -40^{\circ} \text{C tO} + 85^{\circ} \text{C})$
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	_	X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used
	Fсн	X0	X1 : open	1	—	12	MHz	When the main external clock
		X0, X1	*	1	_	32.5	MHz	is used
				3.92	4	4.08	MHz	Operating conditions • The main CR clock is used. • 0°C < T _A < +70°C
				3.8	4	4.2	MHz	$\begin{array}{l} \text{Operating conditions}\\ \bullet \ \ \text{The main CR clock is used.}\\ \bullet \ \ -40\ ^\circ\text{C} \leq T_\text{A} < 0\ ^\circ\text{C},\\ +\ 70\ ^\circ\text{C} < T_\text{A} \leq +\ 85\ ^\circ\text{C} \end{array}$
				7.84	8	8.16	MHz	Operating conditions • PLL multiplier: 2 • 0°C < T _A < +70°C
				7.6	8	8.4	MHz	Operating conditions • PLL multiplier: 2 • $-40 \circ C \le T_A < 0 \circ C,$ $+70 \circ C < T_A \le +85 \circ C$
				9.8	10	10.2	MHz	Operating conditions • PLL multiplier: 2.5 • 0°C < T _A < +70°C
Clock frequency	Есвн			9.5	10	10.5	MHz	Operating conditions • PLL multiplier: 2.5 • - 40 °C ≤ T _A < 0 °C, + 70 °C < T _A ≤ + 85 °C
				11.76	12	12.24	MHz	Operating conditions • PLL multiplier: 3 • 0°C < T _A < +70°C
				11.4	12	12.6	MHz	$\begin{array}{l} \text{Operating conditions}\\ \bullet \ \ \text{PLL multiplier: 3}\\ \bullet \ \ - 40 \ ^\circ\text{C} \leq T_\text{A} < 0 \ ^\circ\text{C},\\ + 70 \ ^\circ\text{C} < T_\text{A} \leq + 85 \ ^\circ\text{C} \end{array}$
				15.68	16	16.32	MHz	Operating conditions • PLL multiplier: 4 • 0°C < T _A < +70°C
				15.2	16	16.8	MHz	Operating conditions • PLL multiplier: 4 • - 40 °C ≤ T _A < 0 °C, + 70 °C < T _A ≤ + 85 °C
	FcL	X0A, X1A			32.768		kHz	When the sub-oscillation circuit is used
		AUA, ATA			32.768	—	kHz	When the sub-external clock is used
	FCRL		_	50	100	150	kHz	When the sub-CR clock is used

(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, $T_{\text{A}} = -$ 40°C to + 85°C)


(Continued)


 $(V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$


							,	
Parameter	Symbol	Din namo	Condition		Value		Unit	Remarks
Falameter	Symbol		Condition	Min	Тур	Max	Unit	nemarks
	•	X0, X1	—	61.5	_	1000	ns	When the main oscillation circuit is used
Clock cycle time	t HCYL	X0	X1 : open	83.4	—	1000	ns	When an external clock is
ume		X0, X1	*	30.8		1000	ns	used
	t LCYL	X0A, X1A	—	_	30.5	—	μs	When the subclock is used
	twH1	X0	X1 : open	33.4	—	—	ns	
Input clock	tw∟1	X0, X1	*	14.4			ns	When an external clock is used, the duty ratio should
pulse width	twн2 twL2	X0A	—	_	15.2	_	μs	range between 40% and 60%
Input clock rise	tcr	X0	X1 : open			5	ns	When an external clock is
time and fall time	tcr tcr	X0, X1	*	_	_	5		used
CR oscillation	tсвнжк	_	—	_	_	50	μs	When the main CR clock is used
start time	t CRLWK	—	_	_	_	30	μs	When the sub-CR clock is used

(Continued)

*: The external clock signal is input to X0 and the inverted external clock signal to X1.







(2) Source Clock / Machine Clock

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Deremeter	Symbol	Pin		Value	,	Unit	$\pm 10\%$, vss = 0.0 v, Ta = -40 C to + 65 C)		
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks		
			61.5	_	2000	ns	When the main external clock is used Min: $F_{CH} = 32.5$ MHz, divided by 2 Max: $F_{CH} = 1$ MHz, divided by 2		
Source clock cycle time*1	t sclk	_	62.5		1000	ns	When the main CR clock is used Min: $F_{CRH} = 4$ MHz, multiplied by 4 Max: $F_{CRH} = 4$ MHz, divided by 4		
				61		μs	When the sub-oscillation clock is used $F_{CL} = 32.768 \text{ kHz}$, divided by 2		
			_	20	_	μs	When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$, divided by 2		
	Fsp		0.5	_	16.25	MHz	When the main oscillation clock is used		
Source clock	1 5P		_	4	_	MHz	When the main CR clock is used		
frequency	Fspl	—	—	16.384	_	kHz	When the sub-oscillation clock is used		
			_	50	_	kHz	When the sub-CR clock is used FcRL = 100 kHz, divided by 2		
					61.5	_	32000	ns	When the main oscillation clock is used Min: $F_{SP} = 16.25$ MHz, no division Max: $F_{SP} = 0.5$ MHz, divided by 16
Machine clock cycle time* ² (minimum			250	_	1000	ns	When the main CR clock is used Min: $F_{SP} = 4$ MHz, no division Max: $F_{SP} = 4$ MHz, divided by 4		
instruction execution time)	tмс∟к		61		976.5	μs	When the sub-oscillation clock is used Min: $F_{SPL} = 16.384$ kHz, no division Max: $F_{SPL} = 16.384$ kHz, divided by 16		
			20		320	μs	When the sub-CR clock is used Min: $F_{SPL} = 50$ kHz, no division Max: $F_{SPL} = 50$ kHz, divided by 16		
	Fмp		0.031	—	16.25	MHz	When the main oscillation clock is used		
Machine clock	IMP		0.25	—	16	MHz	When the main CR clock is used		
frequency		—	1.024	—	16.384	kHz	When the sub-oscillation clock is used		
	Fmpl		3.125	_	50	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz		


*1: This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV1, DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV1, DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- PLL multiplication of main clock (Select a multiplier from 2, 2.5, 3 and 4.)
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2

*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16






(3) External Reset

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Value	Unit		Remarks	
Parameter	Symbol	Min		Unit	nemarks	
		2 tмськ*1	—	ns	In normal operation	
RST "L" level pulse width	t rstl	Oscillation time of the oscillator*2 + 200	_	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on	
		200	—	μs	In time-base timer mode	

*1: See "(2) Source Clock / Machine Clock" for tmclk.


*2: The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.




(4) Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Parameter	Symbol Condition		Min	Max	Unit	nenial N3	
Power supply rising time	tR	—	—	50	ms		
Power supply cutoff time	toff		1		ms	Wait time until power-on	




Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.



(5) Peripheral Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol Pin name		Va	Unit	
Falameter	Symbol	Fininanie	Min	Мах	
Peripheral input "H" pulse width	tiliн	INT02 to INT07*1,*2, EC0*1, EC1*3	2 t MCLK*4	_	ns
Peripheral input "L" pulse width	tını∟		2 t мськ*4		ns



*1: INT04, INT06 and EC0 are available on all products.

*2: INT02, INT03, INT05 and INT07 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/ F582H/F582K/F583H/F583K/F584H/F584K.

*3: EC1 is only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

*4: See "(2) Source Clock / Machine Clock" for tmclk.

(6) LIN-UART Timing (only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/ F583H/F583K/F584H/F584K)

Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is disabled^{*2}. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)

		· ·				,	
Parameter	Symbol	Pin name	Condition	Va	Unit		
			Condition	Min	Max	Unit	
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	—	ns	
SCK $\downarrow \rightarrow$ SOT delay time	tslovi	SCK, SOT	Internal clock	- 50	+ 50	ns	
Valid SIN \rightarrow SCK \uparrow	tivshi	SCK, SIN	operation output pin: C∟ = 80 pF + 1 TTL	t мськ*3 + 80	—	ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixi	SCK, SIN		0	—	ns	
Serial clock "L" pulse width	ts∟sн	SCK		$3 \ t_{\text{MCLK}^{\star 3}} - t_{\text{R}}$	—	ns	
Serial clock "H" pulse width	tshsl	SCK		tмськ*3 + 10	—	ns	
SCK $\downarrow \rightarrow$ SOT delay time	tslove	SCK, SOT	External clock	_	2 tмськ*3 + 60	ns	
Valid SIN \rightarrow SCK \uparrow	tivshe	SCK, SIN	operation output pin:	30	—	ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixe	SCK, SIN	C∟ = 80 pF + 1 TTL	t мськ*3 + 30	—	ns	
SCK fall time	t⊧	SCK		_	10	ns	
SCK rise time	tR	SCK			10	ns	

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$


*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "(2) Source Clock / Machine Clock" for tmclk.

56







Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is disabled^{*2}. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$


Parameter	Symbol	Pin name	Condition	Va	lue	Unit
Falameter	meter Symbol Pin name		Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 t MCLK ^{*3}	_	ns
SCK $\uparrow \rightarrow$ SOT delay time	tshovi	SCK, SOT	Internal clock operation output pin:	- 50	+ 50	ns
Valid SIN $ ightarrow$ SCK \downarrow	tivsli	SCK, SIN	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}$	t мськ*3 + 80	—	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	tslixi	SCK, SIN		0	—	ns
Serial clock "H" pulse width	tshsl	SCK		$3 \ t_{\text{MCLK}^{\star 3}} - t_{\text{R}}$	—	ns
Serial clock "L" pulse width	tslsh	SCK		tмськ*3 + 10	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	t shove	SCK, SOT	External clock	—	2 t мськ*3 + 60	ns
Valid SIN $ ightarrow$ SCK \downarrow	tivsle	SCK, SIN	operation output pin:	30	—	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	tslixe	SCK, SIN	C∟ = 80 pF + 1 TTL	t мськ*3 + 30	—	ns
SCK fall time	t⊧	SCK		—	10	ns
SCK rise time	tR	SCK		_	10	ns

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "(2) Source Clock / Machine Clock" for tmclk.






Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is enabled^{*2}. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

		-	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{V})$	Vss = 0.0 V, TA	= – 40°C to +	- 85°C)
Parameter	Symbol Pin name		Condition	Val	ue	Unit
Parameter	Symbol	Fill liallie	Condition	Min	Мах	Unit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³		ns
SCK $\uparrow \rightarrow$ SOT delay time	tshovi	SCK, SOT	Internal clock	- 50	+ 50	ns
Valid SIN $ ightarrow$ SCK \downarrow	tivsli	SCK, SIN	operation output pin:	tмськ*3 + 80		ns
SCK $\downarrow \rightarrow$ valid SIN hold time	tslixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0		ns
$SOT \to SCK \downarrow delay time$	tsovu	SCK, SOT		$3 \text{ t}_{\text{MCLK}^{*3}} - 70$		ns

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

*3: See "(2) Source Clock / Machine Clock" for tmclk.



Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is enabled^{*2}. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin name Condition		Va	lue	Unit	
Farameter	Symbol	Fin hame	Condition	Min	Мах		
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	—	ns	
SCK $\downarrow \rightarrow$ SOT delay time	tslovi	SCK, SOT	Internal clock	- 50	+ 50	ns	
Valid SIN \rightarrow SCK \uparrow	tivshi	SCK, SIN	operating output pin:	t мськ*3 + 80		ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0	_	ns	
$SOT \to SCK \uparrow delay time$	tsovнı	SCK, SOT		$3 t$ MCLK $^{*3} - 70$	—	ns	

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

*3: See "(2) Source Clock / Machine Clock" for tmclk.




(7) Low-voltage Detection

 $(V_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol		Value		Unit	Remarks	
Parameter	Symbol	Min	Тур	Max	Unit	Tielilai K5	
		2.52	2.7	2.88			
Release voltage*	V _{DL+}	2.61	2.8	2.99	v	At power supply rise	
nelease vollage	V DL+	2.89	3.1	3.31	v	At power supply lise	
		3.08	3.3	3.52			
		2.43	2.6	2.77			
Detection voltage*	V _{DL} _	2.52	2.7	2.88	v	At power supply fall	
Delection voltage	V DL-	2.80	3	3.20	v	At power supply rail	
		2.99	3.2	3.41			
Hysteresis width	VHYS	_		100	mV		
Power supply start voltage	Voff	_	_	2.3	V		
Power supply end voltage	Von	4.9	_	_	V		
Power supply voltage change time (at power supply rise)	tr	650	_	_	μs	Slope of power supply that the reset release signal generates within the rating (V _{DL+})	
Power supply voltage change time (at power supply fall)	tr	650	_	_	μs	Slope of power supply that the reset detection signal generates within the rating (V _{DL} .)	
Reset release delay time	t _{d1}	_	—	30	μs		
Reset detection delay time	t _{d2}	_	_	30	μs		
LVD threshold voltage transition stabilization time	tstb	10	_	_	μs		

*: The release voltage and the detection voltage can be selected by using the LVD reset voltage selection ID register (LVDR) in the low-voltage detection reset circuit. For details of the LVDR register, refer to "CHAPTER 18 LOW-VOLTAGE DETECTION RESET CIRCUIT" in the hardware manual of the MB95560H/ 570H/580H Series.



5. A/D Converter


(1) A/D Converter Electrical Characteristics


			(Vcc = 2.7 V	/ to 5.5 V, Vss =	0.0 V	$T_{A} = -40^{\circ}C \text{ to } + 85^{\circ}C)$
Parameter	Symbol		Value	Unit	Remarks	
Falameter	Symbol	Min	Тур	Max	Unit	nemarks
Resolution		—	—	10	bit	
Total error		- 3		+ 3	LSB	
Linearity error	—	- 2.5	—	+ 2.5	LSB	
Differential linear error		- 1.9	—	+ 1.9	LSB	
Zero transition voltage	Vот	Vss – 7.2 LSB	Vss + 0.5 LSB	Vss + 8.2 LSB	V	
Full-scale transition voltage	VFST	Vcc - 6.2 LSB	Vcc – 1.5 LSB	Vcc + 9.2 LSB	V	
Compare time	—	3	—	10	μs	$2.7~V \le V_{\text{CC}} \le 5.5~V$
Sampling time		0.517	_	œ	μs	$2.7 \text{ V} \le V_{CC} \le 5.5 \text{ V},$ with external impedance < 3.3 k Ω
Analog input current	IAIN	- 0.3	—	+ 0.3	μA	
Analog input voltage	VAIN	Vss	—	Vcc	V	

(2) Notes on Using the A/D Converter

• External impedance of analog input and its sampling time

 The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 μF to the analog input pin.






• A/D conversion error

As IVcc - VssI decreases, the A/D conversion error increases proportionately.

(3) Definitions of A/D Converter Terms


- Resolution
 It indicates the level of analog variation that can be distinguished by the A/D converter.
 When the number of bits is 10, analog voltage can be divided into 2¹⁰ = 1024.
- Linearity error (unit: LSB)
 It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" ← → "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111" ← → "11 1111 1110") of the same device.
- Differential linear error (unit: LSB) It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.
- Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.



66

(Continued)



Devemeter	Value			Unit	Remarks
Parameter	Min Typ Max		Unit	Remarks	
Sector erase time (2 Kbyte sector)	_	0.3*1	1.6	s	The time of writing 00⊦ prior to erasure is excluded.
Sector erase time (16 Kbyte sector)	_	0.6*1	3.1	s	The time of writing 00⊦ prior to erasure is excluded.
Byte writing time	—	17	272	μs	System-level overhead is excluded.
Program/erase cycle	100000		_	cycle	
Power supply voltage at program/erase	2.4	_	5.5	V	
Flash memory data retention time	5* ²	—	_	year	Average T _A = + 85°C


6. Flash Memory Program/Erase Characteristics


*1: Vcc = 5.5 V, T_A = + 25°C, 0 cycle


*2: This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being + 85°C).


SAMPLE CHARACTERISTICS

• Power supply current temperature characteristics


























(Continued)





(Continued)







• Input voltage characteristics


72







• Pull-up characteristics





■ MASK OPTIONS


		MB95F562H	MB95F562K		
		MB95F563H	MB95F563K		
		MB95F564H	MB95F564K		
		MB95F572H	MB95F572K		
	Part Number o.	MB95F573H	MB95F573K		
No.		MB95F574H	MB95F574K		
		MB95F582H	MB95F582K		
		MB95F583H	MB95F583K		
		MB95F584H	MB95F584K		
	Selectable/Fixed	Fixed			
1	Low-voltage detection reset	Without low-voltage detection reset With low-voltage detection res			
2	Reset	With dedicated reset input Without dedicated reset input			


■ ORDERING INFORMATION

Part Number	Package
MB95F562HWQN-G-JNE1	
MB95F562HWQN-G-JNERE1	
MB95F562KWQN-G-JNE1	
MB95F562KWQN-G-JNERE1	
MB95F563HWQN-G-JNE1	
MB95F563HWQN-G-JNERE1	32-pin plastic QFN
MB95F563KWQN-G-JNE1	(LCC-32P-M19)
MB95F563KWQN-G-JNERE1	
MB95F564HWQN-G-JNE1	
MB95F564HWQN-G-JNERE1	
MB95F564KWQN-G-JNE1	
MB95F564KWQN-G-JNERE1	
MB95F562HPF-G-JNE2	
MB95F562KPF-G-JNE2	
MB95F563HPF-G-JNE2	20-pin plastic SOP
MB95F563KPF-G-JNE2	(FPT-20P-M09)
MB95F564HPF-G-JNE2	
MB95F564KPF-G-JNE2	
MB95F562HPFT-G-JNE2	
MB95F562KPFT-G-JNE2	
MB95F563HPFT-G-JNE2	20-pin plastic TSSOP
MB95F563KPFT-G-JNE2	(FPT-20P-M10)
MB95F564HPFT-G-JNE2	
MB95F564KPFT-G-JNE2	
MB95F582HWQN-G-JNE1	
MB95F582HWQN-G-JNERE1	
MB95F582KWQN-G-JNE1	
MB95F582KWQN-G-JNERE1	
MB95F583HWQN-G-JNE1	
MB95F583HWQN-G-JNERE1	32-pin plastic QFN
MB95F583KWQN-G-JNE1	(LCC-32P-M19)
MB95F583KWQN-G-JNERE1	
MB95F584HWQN-G-JNE1	
MB95F584HWQN-G-JNERE1 MB95F584KWQN-G-JNE1	
MB95F584KWQN-G-JNET MB95F584KWQN-G-JNERE1	
MB95F582HPFT-G-JNE2	
MB95F582KPFT-G-JNE2 MB95F583HPFT-G-JNE2	16-pin plastic TSSOP
MB95F583HPF1-G-JNE2 MB95F583KPFT-G-JNE2	(FPT-16P-M08)
MB95F584HPFT-G-JNE2	(111-105-1000)
MB95F584KPFT-G-JNE2	
MB95F582HPF-G-JNE2	
MB95F582KPF-G-JNE2	
MB95F583HPF-G-JNE2	16-pin plastic SOP
MB95F583KPF-G-JNE2	(FPT-16P-M23)
MB95F584HPF-G-JNE2	(
MB95F584KPF-G-JNE2	
MB95F572HPF-G-JNE2	
MB95F572KPF-G-JNE2	
MB95F573HPF-G-JNE2	8-pin plastic SOP
MB95F573KPF-G-JNE2	(FPT-8P-M08)
MB95F574HPF-G-JNE2	
MB95F574KPF-G-JNE2	

76

■ PACKAGE DIMENSION






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

20-pin plastic SOP	Lead pitch	1.27 mm
CREATER CONTRACTOR	Package width \times package length	7.50 mm × 12.70 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	2.65 mm Max
(FPT-20P-M09)		




Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

78


20-pin plastic TSSOP	Lead pitch	0.65 mm
	Package width × package length	4.40 mm × 6.50 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.20 mm MAX
	Weight	0.08 g
(FPT-20P-M10)		



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

16-pin plastic TSSOP	Lead pitch	0.65 mm
	Package width \times package length	4.40 mm × 4.96 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.20 mm Max
	Weight	0.06 g
(FPT-16P-M08)		




Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)




16-pin plastic SOP	Lead pitch	1.27 mm
	Package width \times package length	3.90 mm \times 9.96 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.75 mm MAX
	Weight	0.12 g
(FPT-16P-M23)		




Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

(Continued)





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

82

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Details
2	■ FEATURES	Added "• Power-on reset".
3	 PRODUCT LINE-UP MB95560H Series 	Added the parameter "Power-on reset".
5	 PRODUCT LINE-UP MB95570H Series 	Added the parameter "Power-on reset".
6	 PRODUCT LINE-UP MB95580H Series 	Added the parameter "Power-on reset".

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 *http://jp.fujitsu.com/fsl/en/*

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel: +86-21-6146-3688 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department