## 8-bit Microcontrollers

CMOS

# New 8FX MB95410H/470H Series

### MB95F414H/F414K/F416H/F416K/F418H/F418K MB95F474H/F474K/F476H/F476K/F478H/F478K

### DESCRIPTION

MB95410H/470H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

### FEATURES

#### • F<sup>2</sup>MC-8FX CPU core

- Instruction set optimized for controllers
  - Multiplication and division instructions
  - 16-bit arithmetic operations
  - Bit test branch instructions
  - Bit manipulation instructions, etc.
- Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

#### Clock

- Selectable main clock source
  - Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz) External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz) Main CR clock (1/8/10/12.5 MHz ±2%, maximum machine clock frequency: 12.5 MHz) Main PLL clock (up to 16.25 MHz, maximum machine clock frequency: 16.25 MHz)
- Selectable subclock source Sub-OSC clock (32.768 kHz) External clock (32.768 kHz) Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)
- Timer
  - 8/16-bit composite timer × 2 channels
  - 8/16-bit PPG  $\times$  2 channels
  - 16-bit reload timer × 1 channel
  - Event counter × 1 channel
  - Time-base timer  $\times\,1$  channel
  - Watch prescaler  $\times$  1 channel
- UART-SIO
  - Capable of clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer
  - Full duplex double buffer

(Continued)

For the information for microcontroller supports, see the following website.

http://edevice.fujitsu.com/micom/en-support/

Copyright©2010-2011 FUJITSU SEMICONDUCTOR LIMITED All rights reserved 2011.5



- I<sup>2</sup>C
  - Built-in wake-up function
- External interrupt
  - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
  - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter
  - 8-bit or 10-bit resolution can be selected
- LCD controller (LCDC)
  - On MB95F414H/F414K/F416H/F416K/F418H/F418K, LCD output can be selected from 40 SEG  $\times$  4 COM to 36 SEG  $\times$  8 COM.
  - On MB95F474H/F474K/F476H/F476K/F478H/F478K, LCD output can be selected from 32 SEG  $\times$  4 COM to 28 SEG  $\times$  8 COM.
  - Internal divider resistor whose resistance value can be selected from 10 k\Omega or 100 k\Omega through software
  - Interrupt in sync with the LCD module frame frequency
  - Blinking function
  - Inverted display function
- · Low power consumption (standby) modes
  - Stop mode
  - Sleep mode
  - Watch mode
  - Time-base timer mode
- I/O port
  - MB95F414H/F416H/F418H (maximum no. of I/O ports: 74) General-purpose I/O ports (N-ch open drain) : 3 General-purpose I/O ports (CMOS I/O) : 71
  - MB95F414K/F416K/F418K (maximum no. of I/O ports: 75) General-purpose I/O ports (N-ch open drain) : 4 General-purpose I/O ports (CMOS I/O) : 71
  - MB95F474H/F476H/F478H (maximum no. of I/O ports: 58) General-purpose I/O ports (N-ch open drain) : 3 General-purpose I/O ports (CMOS I/O) : 55
  - MB95F474K/F476K/F478K (maximum no. of I/O ports: 59) General-purpose I/O ports (N-ch open drain) : 4 General-purpose I/O ports (CMOS I/O) : 55
- On-chip debug
  - 1-wire serial control
  - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
  - Built-in hardware watchdog timer
  - Built-in software watchdog timer
- Low-voltage detection reset circuit Built-in low-voltage detector
- Clock supervisor counter
- Built-in clock supervisor counter function
- Programmable port input voltage level CMOS input level / hysteresis input level
- Dual operation Flash memory The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- Flash memory security function Protects the content of the Flash memory

■ PRODUCT LINE-UP

MB95410H Series

Part number						
	MB95F414H	MB95F416H	MB95F418H	MB95F414K	MB95F416K	MB95F418K
Package						
Туре			Flash mem	ory product		
Clock supervisor counter	It supervises th	It supervises the main clock oscillation.				
Program ROM capacity	20 Kbyte	36 Kbyte	60 Kbyte	20 Kbyte	36 Kbyte	60 Kbyte
RAM capacity	496 bytes	1008 bytes	2032 bytes	496 bytes	1008 bytes	2032 bytes
Low-voltage detection reset		No			Yes	
Reset input		Dedicated		Selec	ted through sof	tware
CPU functions	<ul> <li>Number of basic instructions : 136</li> <li>Instruction bit length : 8 bits</li> <li>Instruction length : 1 to 3 bytes</li> <li>Data bit length : 1, 8 and 16 bits</li> <li>Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz)</li> <li>Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)</li> </ul>					
General- purpose I/O	<ul> <li>I/O ports (Max) : 74</li> <li>CMOS I/O : 71</li> <li>N-ch open drain: 3</li> <li>I/O ports (Max) : 75</li> <li>CMOS I/O : 71</li> <li>N-ch open drain: 4</li> </ul>					
Time-base timer	Interval time: 0	.256 ms - 8.3 s	(external clock	frequency = 4 N	/Hz)	
Hardware/ software watchdog timer Wild register	<ul> <li>The sub-CR of</li> </ul>	tion clock at 10	ed as the sourc	,	ardware watchc	log timer.
wild register		to replace tillee	bytes of data.			
I²C	<ul> <li>1 channel</li> <li>Master/Slave sending and receiving</li> <li>Bus error function and arbitration function</li> <li>Detecting transmitting direction function</li> <li>Start condition repeated generation and detection functions</li> <li>Built-in wake-up function</li> </ul>					
UART/SIO	<ul> <li>3 channels</li> <li>Data transfer with UART/SIO is enabled.</li> <li>It has a full duplex double buffer, variable data length (5/6/7/8 bits), a built-in baud rate generator and an error detection function.</li> <li>It uses the NRZ type transfer format.</li> <li>LSB-first data transfer and MSB-first data transfer are available to use.</li> <li>Clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer is enabled.</li> </ul>					
8/10-bit A/D	8 channels					
	3-bit or 10-bit resolution can be selected.					

(Continued)  Part number												
	MB95F414H	MB95F416H	MB95F418H	MB95F414K	MB95F416K	MB95F418K						
Daakama												
Package	2 channels											
				an O al ana ala		an ala ala ana all						
8/16-bit		-		$er \times 2$ channels								
composite timer				PWM function a clocks (seven t								
	<ul> <li>It can output</li> </ul>				spes) and exter	nai ciocks.						
		4 or 8 (selectat	ole)									
	<ul> <li>SEG output: 3</li> </ul>	,	,									
				aximum numbe	r of SEG output	s is 40, and the						
				lisplayed 160 (4								
						ts is 36, and the						
		•		lisplayed 288 (8	×36).							
	LCD drive po		s) pins: 5 (Max)									
	<ul> <li>Duty LCD model</li> </ul>											
	<ul> <li>LCD standby</li> <li>Blinking funct</li> </ul>											
			e resistance valu	le can be selecte	ed from 10 kO or	100 k $\Omega$ through						
	software					roo kaa kii oogii						
	<ul> <li>Interrupt in sy</li> </ul>	<ul> <li>Interrupt in sync with the LCD module frame frequency</li> </ul>										
	<ul> <li>Inverted disp</li> </ul>											
	1 channel											
16-bit reload	Two clock modes and two counter operating modes can be selected											
timer	Square waveform output											
	Count clock: it can be selected from internal clocks (seven types) and external clocks.											
	<ul> <li>Counter operating mode: reload mode or one-shot mode can be selected</li> <li>By configuring the 16-bit reload timer and the 8/16-bit composite timer ch. 1, event counter</li> </ul>											
<b>F</b>												
Event counter	function can be implemented. When the event counter function is used, the 16-bit reload timer											
	and the 8/16-bit composite timer ch. 1 are unavailable. 2 channels											
8/16-bit PPG		Lof the DDC een	be used as "O k		nolo" or "16 bit D							
0/10-bit FFG	<ul> <li>Each channel of the PPG can be used as "8-bit PPG × 2 channels" or "16-bit PPG × 1 channel"</li> <li>Counter operating clock: Eight selectable clock courses</li> </ul>											
	<ul> <li>Counter operating clock: Eight selectable clock sources</li> <li>Count clock: Four selectable clock sources (125 ms, 250 ms, 500 ms or 1 s)</li> </ul>											
Watch counter												
Water counter	<ul> <li>Counter value can be set from 0 to 63. (Capable of counting for 1 minute when the clock source is 1 second and the counter value is to 60)</li> </ul>											
	8 channels			,								
External		dae detection (	The rising edge	. falling edge, o	r both edges ca	n be selected.)						
interrupt	<ul> <li>Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.)</li> <li>It can be used to wake up the device from the standby mode.</li> </ul>											
	<ul> <li>1-wire serial</li> </ul>	control										
On-chip debug	<ul> <li>It supports set</li> </ul>	erial writing. (as	ynchronous mo	de)								
Watah proposior	Eight different t	ime intervals ca	an be selected.									
Watch prescaler	(62.5 ms, 125 ms, 250 ms, 500 ms, 1 s, 2 s, 4 s, 8 s)											
	<ul> <li>It supports at</li> </ul>	utomatic progra	mming, Embed	ded Algorithm,	program/erase/	erase-suspend/						
		erase-resume commands.										
Flash memory	<ul> <li>It has a flag in</li> </ul>	-	•	operation of En	nbedded Algorit	hm.						
<b>)</b>		ogram/erase cy										
		n time: 20 years		ent of the Fleeh	memory							
Standby mode	<ul> <li>Flash security feature for protecting the content of the Flash memory</li> <li>Sleep mode, stop mode, watch mode, time-base timer mode</li> </ul>											
Package		op moue, watch										
i auraye	ļ			עטואר וע		FPT-80P-M37						

#### • MB95470H Series

Part number							
	MB95F474H	MB95F476H	MB95F478H	MB95F474K	MB95F476K	MB95F478K	
Package							
Туре			Flash mem	ory product	I		
Clock	It supervises th	supervises the main clock oscillation.					
Program ROM capacity	20 Kbyte	36 Kbyte	60 Kbyte	20 Kbyte	36 Kbyte	60 Kbyte	
RAM capacity	496 bytes	1008 bytes	2032 bytes	496 bytes	1008 bytes	2032 bytes	
Low-voltage detection reset		No			Yes		
Reset input		Dedicated		Selec	ted through sof	tware	
	<ul> <li>Instruction bi</li> <li>Instruction lest</li> <li>Data bit lengt</li> <li>Minimum inst</li> </ul>	<ul> <li>Number of basic instructions</li> <li>Instruction bit length</li> <li>Instruction length</li> <li>Data bit length</li> <li>Minimum instruction execution time</li> <li>Interrupt processing time</li> <li>136</li> <li>136</li> <li>8 bits</li> <li>1 to 3 bytes</li> <li>1, 8 and 16 bits</li> <li>61.5 ns (machine clock frequency = 16.25 MHz)</li> <li>0.6 µs (machine clock frequency = 16.25 MHz)</li> </ul>					
General- purpose I/O	<ul><li>I/O ports (Ma</li><li>CMOS I/O</li><li>N-ch open dr</li></ul>	: 55		<ul><li>I/O ports (Ma</li><li>CMOS I/O</li><li>N-ch open dr</li></ul>	: 55		
Time-base timer	Interval time: 0	.256 ms - 8.3 s	(external clock	frequency = 4 N	1Hz)		
Hardware/ software watchdog timer		tion clock at 10			ardware watchd	log timer.	
Wild register	It can be used	to replace three	bytes of data.				
	<ul> <li>1 channel</li> <li>Master/Slave sending and receiving</li> <li>Bus error function and arbitration function</li> <li>Detecting transmitting direction function</li> <li>Start condition repeated generation and detection functions</li> <li>Built-in wake-up function</li> </ul>						
UART/SIO	<ul> <li>3 channels</li> <li>Data transfer with UART/SIO is enabled.</li> <li>It has a full duplex double buffer, variable data length (5/6/7/8 bits), a built-in baud rate generator and an error detection function.</li> <li>It uses the NRZ type transfer format.</li> <li>LSB-first data transfer and MSB-first data transfer are available to use.</li> <li>Clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer is enabled.</li> </ul>						
8/10-bit A/D	8 channels						
		esolution can be	e selected.				
8/16-bit composite timer	B-bit or 10-bit resolution can be selected. C channels Each timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". It has built-in timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. It can output square wave.						

(Continued) Part number								
	MB95F474H	MB95F476H	MB95F478H	MB95F474K	MB95F476K	MB95F478K		
Package								
Гаскаде	COM output:	4 or 8 (selectat	l le)					
	<ul> <li>SEG output: 2</li> </ul>							
				aximum numbe	r of SEG output	ts is 32, and the		
				isplayed 128 (4				
						is is 28, and the		
LCD controller	maximum • LCD drive po			isplayed 224 (8	×28).			
(LCDC)	<ul> <li>LCD unve po</li> <li>Duty LCD mc</li> </ul>	119	s) piris. 4 (max)					
	<ul> <li>LCD standby</li> </ul>							
	<ul> <li>Blinking funct</li> </ul>							
			e resistance valu	ie can be selecte	ed from 10 k $\Omega$ or	100 k $\Omega$ through		
	software							
	<ul> <li>Inverted displ</li> </ul>	ay function						
	1 channel							
16-bit reload			unter operating	modes can be	selected			
timer	<ul> <li>Square wave</li> <li>Count clock:</li> </ul>		ad from internal	clocks (seven t	vnes) and exter	rnal clocks		
	<ul> <li>Count clock: it can be selected from internal clocks (seven types) and external clocks.</li> <li>Counter operating mode: reload mode or one-shot mode can be selected</li> </ul>							
	By configuring the 16-bit reload timer and the 8/16-bit composite timer ch. 1, event counter							
Event counter	function can be implemented. When the event counter function is used, the 16-bit reload timer							
	and the 8/16-bit composite timer ch. 1 are unavailable.							
	2 channels							
8/16-bit PPG	• Each channel of the PPG can be used as "8-bit PPG $ imes$ 2 channels" or "16-bit PPG $ imes$ 1 channel"							
	Counter operating clock: Eight selectable clock sources							
	Count clock:							
Watch counter	<ul> <li>Counter value can be set from 0 to 63. (Capable of counting for 1 minute when the clock source is 1 second and the counter value is to 60).</li> </ul>							
	source is 1 second and the counter value is to 60) 8 channels							
External								
interrupt	Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.) It can be used to wake up the device from the standby mode.							
	<ul> <li>1-wire serial of</li> </ul>			,				
On-chip debug	<ul> <li>It supports set</li> </ul>	erial writing. (as	ynchronous mo	de)				
Watch prescaler	Eight different t	ime intervals ca	an be selected.					
Watch prescaler	(62.5 ms, 125 r	ns, 250 ms, 500						
	<ul> <li>It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/</li> </ul>							
	erase-resume commands.							
Flash memory	<ul> <li>It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>Number of program/grass cycles: 100000</li> </ul>							
	<ul> <li>Number of program/erase cycles: 100000</li> <li>Data retention time: 20 years</li> </ul>							
	<ul> <li>Flash security feature for protecting the content of the Flash memory</li> </ul>							
Standby mode	Sleep mode, st	Sleep mode, stop mode, watch mode, time-base timer mode						
Package	FPT-64P-M38							
			FPT-64	IP-M39				

#### OSCILLATION STABILIZATION WAIT TIME

The main CR clock oscillation stabilization wait time is fixed to the maximum value. Below is the maximum value.

Oscillation stabilization wait time	Remarks
(2 <sup>10</sup> – 2) / Fcrh	Approx. 128 $\mu s$ (when the main CR clock is 8 MHz)

The main PLL clock oscillation stabilization wait time is fixed to the maximum value. Below is the maximum value.

Oscillation stabilization wait time	Remarks
(2 <sup>14</sup> – 2) / Fсн	Approx. 14.1 ms (when the main PLL clock is 4 MHz)

#### ■ PACKAGES AND CORRESPONDING PRODUCTS

P	Part number ackage	MB95F414H	MB95F416H	MB95F418H	MB95F414K	MB95F416K	MB95F418K
F	PT-80P-M37	0					

Part number Package	MB95F474H	MB95F476H	MB95F478H	MB95F474K	MB95F476K	MB95F478K
FPT-64P-M38	0					
FPT-64P-M39	0					

O: Available

### ■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

• Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "■ ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSION".

Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not.

For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".


On-chip debug function

The on-chip debug function requires that  $V_{CC}$ ,  $V_{SS}$  and 1 serial-wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 31 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in the hardware manual of the MB95410H/470H Series.


8



#### ■ PIN ASSIGNMENT



#### (Continued)



10



### ■ PIN DESCRIPTION (MB95410H Series)

Pin no.	Pin name	I/O circuit type*	Function
1	AVcc	—	A/D converter power supply pin
	P07	S	General-purpose I/O port
2	INT07		External interrupt input pin
2	AN07		A/D analog input pin
	SEG30		LCDC SEG output pin
	P06		General-purpose I/O port
3	INT06	S	External interrupt input pin
3	AN06	5	A/D analog input pin
	SEG31		LCDC SEG output pin
	P05		General-purpose I/O port
	INT05		External interrupt input pin
4	AN05	S	A/D analog input pin
	SEG32		LCDC SEG output pin
	UCK1		UART/SIO ch. 1 clock I/O pin
	P04		General-purpose I/O port
	INT04		External interrupt input pin
5	AN04	V	A/D analog input pin
	SEG33		LCDC SEG output pin
	UI1		UART/SIO ch. 1 data input pin
	P03		General-purpose I/O port
	INT03		External interrupt input pin
6	AN03	S	A/D analog input pin
	SEG34		LCDC SEG output pin
	UO1		UART/SIO ch. 1 data output pin
	P02		General-purpose I/O port
	INT02		External interrupt input pin
7	AN02	S	A/D analog input pin
	SEG35		LCDC SEG output pin
	UCK2		UART/SIO ch. 2 clock I/O pin
	P01		General-purpose I/O port
F	INT01		External interrupt input pin
8	AN01	V	A/D analog input pin
	SEG36		LCDC SEG output pin
	UI2		UART/SIO ch. 2 data input pin

(Continued)

Downloaded from Arrow.com.

Pin no.	Pin name	I/O circuit type*	Function
	P00		General-purpose I/O port
0	INT00	W	External interrupt input pin
9	AN00	vv	A/D analog input pin
	UO2		UART/SIO ch. 2 data output pin
10	P16	Y	General-purpose I/O port
10	PPG10	Y Y	8/16-bit PPG ch. 1 output pin
11	P15	Y	General-purpose I/O port
	PPG11	ř	8/16-bit PPG ch. 1 output pin
10	P14	Ц	General-purpose I/O port
12	UCK0	Н	UART/SIO ch. 0 clock I/O pin
10	P13		General-purpose I/O port
13	ADTG	Н	A/D trigger input (ADTG) pin
14	P12	D	General-purpose I/O port
14	DBG	D	DBG input pin
4.5	P11		General-purpose I/O port
15	UO0	Н	UART/SIO ch. 0 data output pin
10	P10	<u> </u>	General-purpose I/O port
16	UI0	G	UART/SIO ch. 0 data input pin
47	P53		General-purpose I/O port
17	TO0	Н	16-bit reload timer output pin
	P52		General-purpose I/O port
18	TI0	н	16-bit reload timer input pin
	TO00		8/16-bit composite timer ch. 0 output pin
10	P51		General-purpose I/O port
19	EC0	Н	8/16-bit composite timer ch. 0 clock input pin
00	P50		General-purpose I/O port
20	TO01	Н	8/16-bit composite timer ch. 0 output pin
01	P23	1	General-purpose I/O port
21	SDA		I <sup>2</sup> C data I/O pin
00	P22		General-purpose I/O port
22	SCL		I²C clock I/O pin
	P21		General-purpose I/O port
23	PPG01	тε	8/16-bit PPG ch. 0 output pin
	CMPP		Voltage comparator input pin
	P20		General-purpose I/O port
24	PPG00	Т	8/16-bit PPG ch. 0 output pin
	CMPN		Voltage comparator input pin



Pin no.	Pin name	I/O circuit type*	Function
05	P90	R	General-purpose I/O port
25	V4	n n	LCDC drive power supply pin
06	P91	R	General-purpose I/O port
26	V3	n n	LCDC drive power supply pin
27	P92	R	General-purpose I/O port
21	V2		LCDC drive power supply pin
28	P93	R	General-purpose I/O port
20	V1		LCDC drive power supply pin
29	P94	R	General-purpose I/O port
29	V0		LCDC drive power supply pin
30	PB2	М	General-purpose I/O port
30	SEG37	IVI	LCDC SEG output pin
31	PB3	М	General-purpose I/O port
31	SEG38	IVI	LCDC SEG output pin
32	PB4	М	General-purpose I/O port
32	SEG39	IVI	LCDC SEG output pin
33	PA0	М	General-purpose I/O port
- 33	COM0	IVI	LCDC COM output pin
34	PA1	М	General-purpose I/O port
- 34	COM1	IVI	LCDC COM output pin
35	PA2	М	General-purpose I/O port
- 35	COM2	IVI	LCDC COM output pin
36	PA3	М	General-purpose I/O port
- 50	COM3	IVI	LCDC COM output pin
37	PA4	М	General-purpose I/O port
37	COM4	IVI	LCDC COM output pin
38	PA5	М	General-purpose I/O port
- 50	COM5	IVI	LCDC COM output pin
39	PA6	М	General-purpose I/O port
- 39	COM6	IVI	LCDC COM output pin
40	PA7	М	General-purpose I/O port
+0	COM7	IVI	LCDC COM output pin
41	Vss		Power supply pin (GND)
42	PF1	В	General-purpose I/O port
-72	X1		Main clock oscillation pin
43	PF0	В	General-purpose I/O port
			Main clock oscillation pin

(Continued)

DS702-00004-1v0-E

Pin no.	Pin name	I/O circuit type*	Function
44	С	—	Capacitor connection pin
45	PG2	C	General-purpose I/O port
45	X1A	C	Subclock oscillation pin (32 kHz)
46	PG1	С	General-purpose I/O port
46	X0A	C	Subclock oscillation pin (32 kHz)
47	Vcc	—	Power supply pin
	PF2		General-purpose I/O port
48	RST	A	Reset pin Dedicate reset pin for MB95F414H/F416H/F418H
49	P17	Н	General-purpose I/O port
49	CMPO		Voltage comparator output pin
50	PB0	М	General-purpose I/O port
50	SEG00	IVI	LCDC SEG output pin
51	PB1	М	General-purpose I/O port
51	SEG01	IVI	LCDC SEG output pin
52	PC0	М	General-purpose I/O port
52	SEG02	IVI	LCDC SEG output pin
53	PC1	М	General-purpose I/O port
55	SEG03	IVI	LCDC SEG output pin
54	PC2	М	General-purpose I/O port
54	SEG04	IVI	LCDC SEG output pin
55	PC3	М	General-purpose I/O port
55	SEG05	IVI	LCDC SEG output pin
56	PC4	М	General-purpose I/O port
50	SEG06	IVI	LCDC SEG output pin
57	PC5	М	General-purpose I/O port
57	SEG07	IVI	LCDC SEG output pin
58	PC6	М	General-purpose I/O port
50	SEG08	IVI	LCDC SEG output pin
59	PC7	М	General-purpose I/O port
55	SEG09	IVI	LCDC SEG output pin
60	P60	M	General-purpose I/O port
00	SEG10	IVI	LCDC SEG output pin
61	P61	М	General-purpose I/O port
	SEG11	141	LCDC SEG output pin
62	P62	М	General-purpose I/O port
02	SEG12	141	LCDC SEG output pin



63 $P63$ SEG13MGeneral-purpose I/O port LCDC SEG output pin64 $P64$ SEG14MGeneral-purpose I/O port65 $P65$ SEG15MGeneral-purpose I/O port66 $P66$ SEG16MGeneral-purpose I/O port67 $P67$ SEG17MGeneral-purpose I/O port68 $P43$ SEG18MGeneral-purpose I/O port69 $P43$ SEG19MGeneral-purpose I/O port69 $P42$ SEG19MGeneral-purpose I/O port70 $P41$ SEG20MGeneral-purpose I/O port71 $P40$ SEG21MGeneral-purpose I/O port72 $PE0$ SEG23MGeneral-purpose I/O port73 $PE1$ SEG23MGeneral-purpose I/O port74 $PE2$ SEG26MGeneral-purpose I/O port74 $PE2$ SEG23MGeneral-purpose I/O port75 $PE3$ SEG26MGeneral-purpose I/O port76 $PE4$ SEG26MGeneral-purpose I/O port77 $SEG27$ SEG26MGeneral-purpose I/O port77 $SEG27$ SEG26MGeneral-purpose I/O port77 $SEG27$ SEG27MGeneral-purpose I/O port78 $SEG28$ SEG28MGeneral-purpose I/O port78 $SEG28$ SEG28MGeneral-purpose I/O port78 $SEG28$ SEG28MGeneral-purpose I/O port78 $SEG28$ SEG28MGeneral-purpose I/O port <th>Pin no.</th> <th>Pin name</th> <th>I/O circuit type*</th> <th>Function</th>	Pin no.	Pin name	I/O circuit type*	Function
SEG13       LCDC SEG output pin         64       P64       M       General-purpose I/O port         65       P65       M       General-purpose I/O port         66       P66       M       General-purpose I/O port         66       P67       M       General-purpose I/O port         67       P67       M       General-purpose I/O port         68       P43       General-purpose I/O port       LCDC SEG output pin         68       P43       General-purpose I/O port       LCDC SEG output pin         69       P42       M       General-purpose I/O port       LCDC SEG output pin         69       P42       M       General-purpose I/O port       LCDC SEG output pin         70       P41       M       General-purpose I/O port       LCDC SEG output pin         71       P40       M       General-purpose I/O port       LCDC SEG output pin         72       PE0       M       General-purpose I/O port       LCDC SEG output pin         73       PE1       M       General-purpose I/O port       LCDC SEG output pin         74       PE2       M       General-purpose I/O port       LCDC SEG output pin         75       SEG25       M       General-purpose I/O p	62	P63	NA	General-purpose I/O port
64     SEG14     M     LCDC SEG output pin       65     P65     M     General-purpose I/O port       66     P66     M     General-purpose I/O port       66     SEG16     M     LCDC SEG output pin       67     P67     M     General-purpose I/O port       68     P43     M     General-purpose I/O port       68     P43     M     General-purpose I/O port       69     P42     M     General-purpose I/O port       69     P41     General-purpose I/O port     CDC SEG output pin       70     P41     General-purpose I/O port     CDC SEG output pin       71     P40     General-purpose I/O port     CDC SEG output pin       72     PE0     M     General-purpose I/O port       73     PE1     M     General-purpose I/O port       74     PE2     M     General-purpose I/O port       75     PE3     M     General-purpose I/O port       76     PE4     M     General-purpose I/O port       76     PE3     M     General-purpose I/O port       75     SEG25     M     CDC SEG output pin       76     PE4     M     General-purpose I/O port       77     SEG27     M     General-purpose I/O	03	SEG13	IVI	LCDC SEG output pin
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	64	P64		General-purpose I/O port
65       SEG15       M       LCDC SEG output pin         66       P66       M       General-purpose I/O port         67       P67       M       General-purpose I/O port         68       P43       M       General-purpose I/O port         68       P43       M       General-purpose I/O port         69       P42       M       General-purpose I/O port         69       P42       M       General-purpose I/O port         70       P41       General-purpose I/O port       LCDC SEG output pin         70       P41       General-purpose I/O port       LCDC SEG output pin         70       P41       General-purpose I/O port       LCDC SEG output pin         71       P40       General-purpose I/O port       CDC SEG output pin         71       P40       General-purpose I/O port       CDC SEG output pin         72       PE0       M       General-purpose I/O port       CDC SEG output pin         73       SEG23       M       General-purpose I/O port       CDC SEG output pin         74       PE3       General-purpose I/O port       CDC SEG output pin       CDC SEG output pin         76       SEG25       M       General-purpose I/O port       CDC SEG output pin	64	SEG14	IVI	LCDC SEG output pin
$ \begin{array}{c c c c c c c c c } SEG15 & LCDC SEG output pin \\ \hline \\ $	65	P65	NA	General-purpose I/O port
66       SEG16       M       LCDC SEG output pin         67       P67       General-purpose I/O port       LCDC SEG output pin         68       P43       M       General-purpose I/O port         68       P42       M       General-purpose I/O port         69       P42       M       General-purpose I/O port         69       P42       M       General-purpose I/O port         70       P41       M       General-purpose I/O port         70       P41       M       General-purpose I/O port         71       P40       M       General-purpose I/O port         71       P40       M       General-purpose I/O port         72       PE0       M       General-purpose I/O port         73       PE1       General-purpose I/O port       LCDC SEG output pin         74       SEG23       M       LCDC SEG output pin         75       SEG25       M       LCDC SEG output pin         76       PE3       M       General-purpose I/O port         76       SEG26       M       LCDC SEG output pin         76       PE3       General-purpose I/O port       LCDC SEG output pin         77       SEG27       M	65	SEG15	IVI	LCDC SEG output pin
SEG16       LCDC SEG output pin         67       P67       M       General-purpose I/O port         68       P43       M       General-purpose I/O port         68       P43       M       General-purpose I/O port         69       P42       M       General-purpose I/O port         69       P42       M       General-purpose I/O port         70       P41       General-purpose I/O port       LCDC SEG output pin         70       P41       M       General-purpose I/O port         71       P40       M       General-purpose I/O port         71       P40       M       General-purpose I/O port         72       PE0       M       General-purpose I/O port         72       PE0       M       General-purpose I/O port         73       PE1       General-purpose I/O port       CDC SEG output pin         74       SEG23       M       CDC SEG output pin         75       SEG26       M       General-purpose I/O port         76       PE3       M       General-purpose I/O port         76       SEG26       M       CDC SEG output pin         76       SEG27       M       General-purpose I/O port <tr< td=""><td>66</td><td>P66</td><td>NA</td><td>General-purpose I/O port</td></tr<>	66	P66	NA	General-purpose I/O port
67       SEG17       M       LCDC SEG output pin         68       P43       M       General-purpose I/O port         69       P42       M       General-purpose I/O port         69       SEG19       M       LCDC SEG output pin         70       P41       M       General-purpose I/O port         70       P41       M       General-purpose I/O port         70       SEG20       M       LCDC SEG output pin         71       P40       M       General-purpose I/O port         71       SEG20       M       General-purpose I/O port         71       P40       M       General-purpose I/O port         72       PE0       M       General-purpose I/O port         72       PE0       M       General-purpose I/O port         73       SEG21       M       General-purpose I/O port         74       SEG23       M       General-purpose I/O port         74       PE2       M       General-purpose I/O port         75       SEG26       M       General-purpose I/O port         76       PE4       M       General-purpose I/O port         77       SEG27       M       General-purpose I/O port	00	SEG16	IVI	LCDC SEG output pin
SEG17LCDC SEG output pin68P43 SEG18MGeneral-purpose I/O port69P42 SEG19MGeneral-purpose I/O port70P41 SEG20MGeneral-purpose I/O port70P41 SEG20MGeneral-purpose I/O port71P40 SEG21MGeneral-purpose I/O port71P40 SEG21MGeneral-purpose I/O port72PE0 SEG22MGeneral-purpose I/O port73PE1 SEG23MGeneral-purpose I/O port74PE2 SEG24MGeneral-purpose I/O port74PE2 SEG25MGeneral-purpose I/O port75PE3 SEG26MGeneral-purpose I/O port76PE4 SEG26MGeneral-purpose I/O port77SEG27 SEG26MGeneral-purpose I/O port77SEG27 SEG26MGeneral-purpose I/O port77SEG27 SEG26MGeneral-purpose I/O port77SEG27 SEG26MGeneral-purpose I/O port77SEG27 SEG27MGeneral-purpose I/O port77SEG27 SEG27MGeneral-purpose I/O port78SEG28MCDC SEG output pin78SEG28MCDC SEG output pin	67	P67	NA	General-purpose I/O port
68     SEG18     M     LCDC SEG output pin       69     P42     M     General-purpose I/O port       70     P41     M     General-purpose I/O port       70     P41     M     General-purpose I/O port       70     P41     M     General-purpose I/O port       71     P40     M     General-purpose I/O port       71     P40     M     General-purpose I/O port       71     P40     M     General-purpose I/O port       72     PE0     M     General-purpose I/O port       72     PE0     M     General-purpose I/O port       73     PE1     M     General-purpose I/O port       73     SEG23     M     General-purpose I/O port       74     PE2     M     General-purpose I/O port       75     SEG25     M     General-purpose I/O port       76     PE3     M     General-purpose I/O port       76     SEG26     M     General-purpose I/O port       76     SEG26     M     General-purpose I/O port       77     SEG27     M     General-purpose I/O port       77     SEG27     M     General-purpose I/O port       77     SEG27     M     CDC SEG output pin       78 </td <td>67</td> <td>SEG17</td> <td>IVI</td> <td>LCDC SEG output pin</td>	67	SEG17	IVI	LCDC SEG output pin
$ \begin{array}{c c c c c c c c } SEG18 & LCDC SEG output pin \\ \hline SEG19 & M & \hline \\ \hline \\ SEG19 & M & \hline \\ \hline \\ SEG19 & M & \hline \\ \hline \\ SEG20 & D & \hline \\ \hline \\ SEG21 & D & \hline \\ \hline \\ SEG21 & D & \hline \\ \hline \\ \hline \\ SEG21 & D & \hline \\ \hline \\ \hline \\ SEG22 & D & \hline \\ \hline \\ \hline \\ CDC SEG output pin & \hline \\ \hline \\ CDC SEG output pin & \hline \\ \hline \\ CDC SEG output pin & \hline \\ \hline \\ CDC SEG output pin & \hline \\ \hline \\ \hline \\ SEG22 & D & \hline \\ \hline$	69	P43	NA	General-purpose I/O port
69SEG19MLCDC SEG output pin70P41MGeneral-purpose I/O port71P40MGeneral-purpose I/O port71P40MGeneral-purpose I/O port71SEG21MGeneral-purpose I/O port72PE0MGeneral-purpose I/O port73PE1General-purpose I/O port73PE1MGeneral-purpose I/O port74PE2MGeneral-purpose I/O port74SEG23MGeneral-purpose I/O port74SEG24MGeneral-purpose I/O port75PE3MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port76SEG26MLCDC SEG output pin77SEG27MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port78SEG28MLCDC SEG output pin78SEG28MLCDC SEG output pin	68	SEG18	IVI	LCDC SEG output pin
SEG19LCDC SEG output pin70P41MGeneral-purpose I/O port71P40MGeneral-purpose I/O port71P40MGeneral-purpose I/O port71SEG21MGeneral-purpose I/O port72PE0MGeneral-purpose I/O port73PE1MGeneral-purpose I/O port73PE1MGeneral-purpose I/O port74PE2MGeneral-purpose I/O port74PE2MGeneral-purpose I/O port75SEG25MCDC SEG output pin76PE3MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port76SEG26MCDC SEG output pin77SEG27MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port77SEG28MCDC SEG output pin78SEG28MLCDC SEG output pin78SEG28MLCDC SEG output pin	<u> </u>	P42	M	General-purpose I/O port
70SEG20MLCDC SEG output pin71P40MGeneral-purpose I/O port71SEG21MGeneral-purpose I/O port72PE0MGeneral-purpose I/O port72SEG22MCDC SEG output pin73PE1MGeneral-purpose I/O port73PE1MGeneral-purpose I/O port74PE2MGeneral-purpose I/O port74SEG23MGeneral-purpose I/O port75SEG25MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port77SEG26MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port78SEG28MLCDC SEG output pin78SEG28MLCDC SEG output pin	69	SEG19	IVI	LCDC SEG output pin
SEG20LCDC SEG output pin71P40MGeneral-purpose I/O port72PE0MGeneral-purpose I/O port72PE0MGeneral-purpose I/O port73PE1MGeneral-purpose I/O port73PE1MGeneral-purpose I/O port74PE2MGeneral-purpose I/O port74PE2MGeneral-purpose I/O port75SEG24MCDC SEG output pin75PE3MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port77SEG26MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port78SEG28MLCDC SEG output pin78SEG28MLCDC SEG output pin	70	P41	М	General-purpose I/O port
71SEG21MLCDC SEG output pin72PE0MGeneral-purpose I/O port72SEG22MGeneral-purpose I/O port73PE1MGeneral-purpose I/O port73PE1MGeneral-purpose I/O port74PE2MGeneral-purpose I/O port74PE2MGeneral-purpose I/O port75PE3MGeneral-purpose I/O port75PE3MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port77SEG26MLCDC SEG output pin77SEG27MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port77SEG27MLCDC SEG output pin78SEG28MLCDC SEG output pin78SEG28MLCDC SEG output pin	70	SEG20		LCDC SEG output pin
SEG21LCDC SEG output pin72PE0 SEG22MGeneral-purpose I/O port73PE1 SEG23MGeneral-purpose I/O port73PE1 SEG23MGeneral-purpose I/O port74PE2 SEG24MGeneral-purpose I/O port74PE2 SEG25MGeneral-purpose I/O port75PE3 SEG25MGeneral-purpose I/O port76PE4 SEG26MGeneral-purpose I/O port76PE4 SEG26MGeneral-purpose I/O port77SEG27 SEG27MGeneral-purpose I/O port77SEG27 SEG27MGeneral-purpose I/O port77SEG27 SEG27MGeneral-purpose I/O port78SEG28MLCDC SEG output pin78SEG28MLCDC SEG output pin	74	P40	М	General-purpose I/O port
72SEG22MLCDC SEG output pin73PE1MGeneral-purpose I/O port73SEG23MLCDC SEG output pin74PE2MGeneral-purpose I/O port74SEG24MGeneral-purpose I/O port75PE3MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port77SEG26MCDC SEG output pin77SEG27MGeneral-purpose I/O port77SEG27MLCDC SEG output pin77SEG27MLCDC SEG output pin78SEG28MLCDC SEG output pin	/1	SEG21		LCDC SEG output pin
SEG22LCDC SEG output pin73PE1 SEG23MGeneral-purpose I/O port74PE2 SEG24MGeneral-purpose I/O port74PE2 SEG24MGeneral-purpose I/O port75PE3 SEG25MGeneral-purpose I/O port76PE4 SEG26MGeneral-purpose I/O port76PE4 SEG26MGeneral-purpose I/O port77SEG26MGeneral-purpose I/O port77SEG27 SEG27MGeneral-purpose I/O port77SEG27 SEG27MCDC SEG output pin78SEG28MLCDC SEG output pin78SEG28MLCDC SEG output pin	70	PE0	М	General-purpose I/O port
73SEG23MLCDC SEG output pin74PE2MGeneral-purpose I/O port74SEG24MLCDC SEG output pin75PE3MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port77SEG26MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port77SEG27MLCDC SEG output pin78PE6General-purpose I/O port78SEG28MLCDC SEG output pin	12	SEG22		LCDC SEG output pin
SEG23LCDC SEG output pin74PE2 SEG24MGeneral-purpose I/O port75PE3 SEG25MGeneral-purpose I/O port75PE3 SEG25MGeneral-purpose I/O port76PE4 SEG26MGeneral-purpose I/O port76PE4 SEG26MGeneral-purpose I/O port77SEG26MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port77SEG27MLCDC SEG output pin78PE6 SEG28MLCDC SEG output pin78SEG28MLCDC SEG output pin	70	PE1	М	General-purpose I/O port
74SEG24MLCDC SEG output pin75PE3MGeneral-purpose I/O port75SEG25MLCDC SEG output pin76PE4MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port77SEG26MCDC SEG output pin77SEG27MGeneral-purpose I/O port77SEG27MLCDC SEG output pin78PE6General-purpose I/O port78SEG28MLCDC SEG output pin	/3	SEG23		LCDC SEG output pin
SEG24LCDC SEG output pin75PE3MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port76PE4MGeneral-purpose I/O port76SEG26MLCDC SEG output pin77SEG26MGeneral-purpose I/O port77SEG27MGeneral-purpose I/O port77SEG27MLCDC SEG output pin78PE6General-purpose I/O port78SEG28MLCDC SEG output pin	74	PE2	M	General-purpose I/O port
75SEG25MLCDC SEG output pin76PE4MGeneral-purpose I/O port76SEG26MLCDC SEG output pin77SEG27MGeneral-purpose I/O port77SEG27MLCDC SEG output pin70118/16-bit composite timer ch. 1 output pin78SEG28MLCDC SEG output pin	74	SEG24	IVI	LCDC SEG output pin
SEG25LCDC SEG output pin76PE4MGeneral-purpose I/O port76SEG26MLCDC SEG output pin77PE5MGeneral-purpose I/O port77SEG27MLCDC SEG output pin70118/16-bit composite timer ch. 1 output pin78SEG28MLCDC SEG output pin	75	PE3	M	General-purpose I/O port
76     M     LCDC SEG output pin       SEG26     LCDC SEG output pin       77     SEG27     M       TO11     ECDC SEG output pin       78     SEG28	/5	SEG25	IVI	LCDC SEG output pin
SEG26     LCDC SEG output pin       PE5     General-purpose I/O port       77     SEG27     M       TO11     LCDC SEG output pin       8/16-bit composite timer ch. 1 output pin       PE6     General-purpose I/O port       78     SEG28     M	70	PE4	M	General-purpose I/O port
77     SEG27     M     LCDC SEG output pin       TO11     8/16-bit composite timer ch. 1 output pin       PE6     General-purpose I/O port       78     SEG28     M       LCDC SEG output pin     LCDC SEG output pin	76	SEG26	IVI	LCDC SEG output pin
TO11     8/16-bit composite timer ch. 1 output pin       PE6     General-purpose I/O port       78     SEG28     M       LCDC SEG output pin		PE5		General-purpose I/O port
PE6     General-purpose I/O port       78     SEG28     M       LCDC SEG output pin	77	SEG27	М	LCDC SEG output pin
78 SEG28 M LCDC SEG output pin		TO11		8/16-bit composite timer ch. 1 output pin
		PE6		General-purpose I/O port
TO10 8/16-bit composite timer ch. 1 output pin	78	SEG28	М	LCDC SEG output pin
		TO10		8/16-bit composite timer ch. 1 output pin

#### (Continued)

Pin no.	Pin name	I/O circuit type*	Function
	PE7		General-purpose I/O port
79	SEG29	М	LCDC SEG output pin
	EC1		8/16-bit composite timer ch. 1 clock input pin
80	AVss	—	A/D converter power supply pin (GND)

\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

### ■ PIN DESCRIPTION (MB95470H Series)

Pin no.	Pin name	I/O circuit type*	Function
1	AVcc		A/D converter power supply pin
	P07	S	General-purpose I/O port
0	INT07		External interrupt input pin
2	AN07		A/D analog input pin
	SEG22		LCDC SEG output pin
	P06		General-purpose I/O port
0	INT06		External interrupt input pin
3	AN06	S	A/D analog input pin
	SEG23		LCDC SEG output pin
	P05		General-purpose I/O port
	INT05		External interrupt input pin
4	AN05	S	A/D analog input pin
	SEG24		LCDC SEG output pin
	UCK1		UART/SIO ch. 1 clock I/O pin
	P04		General-purpose I/O port
	INT04	v	External interrupt input pin
5	AN04		A/D analog input pin
	SEG25		LCDC SEG output pin
	UI1		UART/SIO ch. 1 data input pin
	P03	S	General-purpose I/O port
	INT03		External interrupt input pin
6	AN03		A/D analog input pin
	SEG26		LCDC SEG output pin
	UO1		UART/SIO ch. 1 data output pin
	P02		General-purpose I/O port
	INT02		External interrupt input pin
7	AN02	S	A/D analog input pin
	SEG27		LCDC SEG output pin
	UCK2		UART/SIO ch. 2 clock I/O pin
	P01		General-purpose I/O port
	INT01	V	External interrupt input pin
0	AN01		A/D analog input pin
8	SEG28		LCDC SEG output pin
	TO00		8/16-bit composite timer ch. 0 output pin
	UI2		UART/SIO ch. 2 data input pin

(Continued)

Downloaded from Arrow.com.

Pin no.	Pin name	I/O circuit type*	Function
	P00		General-purpose I/O port
9	INT00		External interrupt input pin
	AN00	S	A/D analog input pin
	SEG29		LCDC SEG output pin
	UO2		UART/SIO ch. 2 data output pin
	P16		General-purpose I/O port
10	SEG30	М	LCDC SEG output pin
	PPG10		8/16-bit PPG ch. 1 output pin
	P15		General-purpose I/O port
11	SEG31	М	LCDC SEG output pin
	PPG11		8/16-bit PPG ch. 1 output pin
	P14		General-purpose I/O port
10	UCK0		UART/SIO ch. 0 clock I/O pin
12	EC0	Н	8/16-bit composite timer ch. 0 clock input pin
	TI0		16-bit reload timer input pin
	P13	Н	General-purpose I/O port
13	ADTG		A/D trigger input (ADTG) pin
	TO01		8/16-bit composite timer ch. 0 output pin
14	P12	D	General-purpose I/O port
14	DBG		DBG input pin
15	P11	н	General-purpose I/O port
15	UO0		UART/SIO ch. 0 data output pin
	P10		General-purpose I/O port
16	UI0	G	UART/SIO ch. 0 data input pin
	TO0		16-bit reload timer output pin
17	P23	I	General-purpose I/O port
17	SDA		I <sup>2</sup> C data I/O pin
10	P22	I	General-purpose I/O port
18	SCL		I²C clock I/O pin
	P21		General-purpose I/O port
19	PPG01	т	8/16-bit PPG ch. 0 output pin
	CMPP		Voltage comparator input pin
	P20		General-purpose I/O port
20	PPG00	Т	8/16-bit PPG ch. 0 output pin
	CMPN		Voltage comparator input pin

Pin no.	Pin name	I/O circuit type*	Function
01	P90	R	General-purpose I/O port
21	V4		LCDC drive power supply pin
00	P91	R	General-purpose I/O port
22	V3		LCDC drive power supply pin
00	P92	P	General-purpose I/O port
23	V2	R	LCDC drive power supply pin
	P93	P	General-purpose I/O port
24	V1	R	LCDC drive power supply pin
05	PA0		General-purpose I/O port
25	COM0	M	LCDC COM output pin
	PA1		General-purpose I/O port
26	COM1	M	LCDC COM output pin
07	PA2		General-purpose I/O port
27	COM2	M	LCDC COM output pin
	PA3		General-purpose I/O port
28	COM3	M	LCDC COM output pin
	PA4	М	General-purpose I/O port
29	COM4		LCDC COM output pin
	PA5	М	General-purpose I/O port
30	COM5		LCDC COM output pin
	PA6		General-purpose I/O port
31	COM6	M	LCDC COM output pin
	PA7	М	General-purpose I/O port
32	COM7		LCDC COM output pin
33	Vss		Power supply pin (GND)
	PF1	5	General-purpose I/O port
34	X1	В	Main clock oscillation pin
05	PF0	5	General-purpose I/O port
35	X0	В	Main clock oscillation pin
36	С		Capacitor connection pin
	PG2	6	General-purpose I/O port
37	X1A	С	Subclock oscillation pin (32 kHz)
	PG1	6	General-purpose I/O port
38	X0A	С	Subclock oscillation pin (32 kHz)
39	Vcc	— Power supply pin	
	PF2		General-purpose I/O port
40	RST	А	Reset pin Dedicated reset pin for MB95F474H/F476H/F478H

Pin no.	Pin name	I/O circuit type*	Function
44	P17	Н	General-purpose I/O port
41	CMPO	11	Voltage comparator output pin
40	PB0	NA	General-purpose I/O port
42	SEG00	M	LCDC SEG output pin
43	PB1	м	General-purpose I/O port
43	SEG01	IVI	LCDC SEG output pin
44	PC0	М	General-purpose I/O port
44	SEG02	IVI	LCDC SEG output pin
45	PC1	М	General-purpose I/O port
45	SEG03	IVI	LCDC SEG output pin
46	PC2	М	General-purpose I/O port
40	SEG04	IVI	LCDC SEG output pin
47	PC3	М	General-purpose I/O port
47	SEG05	IVI	LCDC SEG output pin
40	P60	М	General-purpose I/O port
48	SEG06		LCDC SEG output pin
49	P61	М	General-purpose I/O port
49	SEG07		LCDC SEG output pin
50	P62	М	General-purpose I/O port
50	SEG08		LCDC SEG output pin
51 -	P63	М	General-purpose I/O port
51	SEG09		LCDC SEG output pin
52	P64	М	General-purpose I/O port
52	SEG10	IVI	LCDC SEG output pin
50	P65	NA	General-purpose I/O port
53	SEG11	M	LCDC SEG output pin
54 -	P66	М	General-purpose I/O port
54	SEG12	IVI	LCDC SEG output pin
55 -	P67	М	General-purpose I/O port
55	SEG13	IVI	LCDC SEG output pin
56	PE0	м	General-purpose I/O port
50	SEG14		LCDC SEG output pin
57	PE1	М	General-purpose I/O port
57	SEG15	IVI	LCDC SEG output pin

(Continued)

20

(	(Continue	ed)	
T	Din no	Din	nom

Pin no.	Pin name	I/O circuit type*	Function
58	PE2	м	General-purpose I/O port
50	SEG16	IVI	LCDC SEG output pin
59	PE3	м	General-purpose I/O port
59	SEG17	IVI	LCDC SEG output pin
60	PE4	NA	General-purpose I/O port
60	SEG18	M	LCDC SEG output pin
	PE5		General-purpose I/O port
61	SEG19	М	LCDC SEG output pin
	TO11		8/16-bit composite timer ch. 1 output pin
	PE6	М	General-purpose I/O port
62	SEG20		LCDC SEG output pin
	TO10		8/16-bit composite timer ch. 1 output pin
	PE7		General-purpose I/O port
63	SEG21	М	LCDC SEG output pin
	EC1		8/16-bit composite timer ch. 1 clock input pin
64	AVss	_	A/D converter power supply pin (GND)


\*: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

#### ■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	Reset input / Hysteresis input	<ul> <li>N-ch open drain output</li> <li>Hysteresis input</li> <li>Reset output</li> </ul>
В	P-ch Port select Digital output Digital output Standby control Hysteresis input Clock input X1 X0 P-ch Port select Port select Digital output Digital output	<ul> <li>Oscillation circuit</li> <li>High-speed side Feedback resistance: approx. 1 MΩ</li> <li>CMOS output</li> <li>Hysteresis input</li> </ul>
С	Port select Port select Pull-up control P-ch P-ch Digital output	<ul> <li>Oscillation circuit</li> <li>Low-speed side Feedback resistance: approx. 10 MΩ</li> <li>CMOS output</li> </ul>
	Image: N-ch     Digital output       Image: N-ch     Standby control       Hysteresis input     Hysteresis input       Clock input     Clock input       X0A     Image: Standby control / Port select	<ul> <li>Hysteresis input</li> <li>Pull-up control available</li> </ul>
	Port select Pull-up control P-ch N-ch Digital output Digital output Hysteresis input	

Туре	Circuit	Remarks
D	Standby contro Hysteresis inpu Digital output	<ul> <li>Hysteresis input</li> </ul>
G	Pull-up control P-ch P-ch Digital output Digital output Standby control Hysteresis input CMOS input	<ul> <li>CMOS output</li> <li>Hysteresis input</li> <li>CMOS input</li> <li>Pull-up control available</li> </ul>
H	Pull-up control P-ch P-ch N-ch Hysteresis input	<ul> <li>CMOS output</li> <li>Hysteresis input</li> <li>Pull-up control available</li> </ul>
I	Standby contro CMOS input Hysteresis input J Digital output	Hysteresis input
J	Pull-up control P-ch P-ch N-ch Analog input A/D control Standby control Hysteresis input	CMOS output     Hysteresis input     Analog input     Pull-up control available


FUJITSU



(Continued)




Downloaded from Arrow.com.



(Continued)

Downloaded from Arrow.com.





#### NOTES ON DEVICE HANDLING

• Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than V<sub>CC</sub> or a voltage lower than V<sub>SS</sub> is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "■ ELECTRICAL CHARAC-TERISTICS" is applied to the V<sub>CC</sub> pin or the V<sub>SS</sub> pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

#### • Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V<sub>cc</sub> ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V<sub>cc</sub> value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

#### • Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

#### ■ PIN CONNECTION

#### • Treatment of unused input pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k $\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

• Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the Vcc pin and the Vss pin to the power supply and ground outside the device. In addition, connect the current supply source to the Vcc pin and the Vss pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1  $\mu$ F as a bypass capacitor between the V<sub>cc</sub> pin and the V<sub>ss</sub> pin at a location close to this device.

DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the Vcc or Vss pin when designing the layout of the printed circuit board. The DBG pin should not stay at "L" level after power-on until the reset output is released.

RST pin

Connect the  $\overline{\text{RST}}$  pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the  $\overline{\text{RST}}$  pin and the V<sub>CC</sub> or V<sub>SS</sub> pin when designing the layout of the printed circuit board. The PF2/ $\overline{\text{RST}}$  pin functions as the reset input/output pin after power-on. In addition, the reset output function of the PF2/ $\overline{\text{RST}}$  pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function or the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

• Analog power supply


Always set the same potential to AVcc and Vcc pins. When Vcc is larger than AVcc, the current may flow through the AN00 to AN07 pins.

• Treatment of power supply pins on the A/D converter


Ensure that AV<sub>cc</sub> is equal to V<sub>cc</sub> and AV<sub>ss</sub> equal to V<sub>ss</sub> even when the A/D converter is not in use. Noise riding on the AV<sub>cc</sub> pin may cause accuracy degradation. Therefore, connect a ceramic capacitor of 0.1  $\mu$ F (approx.) as a bypass capacitor between the AV<sub>cc</sub> pin and the AV<sub>ss</sub> pin in the vicinity of this device.

• C pin


Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V<sub>CC</sub> pin must have a capacitance larger than C<sub>S</sub>. For the connection to a smoothing capacitor C<sub>S</sub>, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C<sub>S</sub> and the distance between C<sub>S</sub> and the V<sub>SS</sub> pin when designing the layout of a printed circuit board.







Í**ĬTS**U




■ BLOCK DIAGRAM (MB95470H Series)

#### CPU CORE

Memory Space

The memory space of the MB95410H/470H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95410H/470H Series are shown below.

#### • Memory Maps



Downloaded from Arrow.com.

### ■ I/O MAP (MB95410H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
<b>0001</b> н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000B
0003н	DDR1	Port 1 direction register	R/W	0000000
0004н	—	(Disabled)	—	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111
0006н	PLLC	PLL control register	R/W	0000000
0007н	SYCC	System clock control register	R/W	XXXXXX11
0008н	STBC	Standby control register	R/W	00000XXX
0009н	RSRR	Reset source register	R/W	000XXXXX
000Ан	TBTC	Time-base timer control register	R/W	0000000E
000Вн	WPCR	Watch prescaler control register	R/W	0000000E
000Сн	WDTC	Watchdog timer control register	R/W	0000000e
000Dн	SYCC2	System clock control register 2	R/W	XX100011
000Eн	PDR2	Port 2 data register	R/W	0000000e
000Fн	DDR2	Port 2 direction register	R/W	0000000
0010н, 0011н		(Disabled)	_	_
0012н	PDR4	Port 4 data register	R/W	0000000E
<b>0013</b> н	DDR4	Port 4 direction register	R/W	0000000E
0014н	PDR5	Port 5 data register	R/W	0000000e
<b>0015</b> н	DDR5	Port 5 direction register	R/W	0000000e
<b>0016</b> н	PDR6	Port 6 data register	R/W	0000000e
<b>0017</b> н	DDR6	Port 6 direction register	R/W	0000000e
0018н to 001Вн	_	(Disabled)	_	_
001Cн	PDR9	Port 9 data register	R/W	0000000E
001Dн	DDR9	Port 9 direction register	R/W	0000000e
001Eн	PDRA	Port A data register	R/W	0000000e
001Fн	DDRA	Port A direction register	R/W	0000000e
0020н	PDRB	Port B data register	R/W	0000000
0021н	DDRB	Port B direction register	R/W	0000000
0022н	PDRC	Port C data register	R/W	0000000
0023н	DDRC	Port C direction register	R/W	00000000
0024н, 0025н	—	(Disabled)		

(Continued)

32

Address	Register abbreviation	Register name	R/W	Initial value
0026н	PDRE	Port E data register	R/W	0000000в
0027н	DDRE	Port E direction register	R/W	0000000в
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000в
002Ан	PDRG	Port G data register	R/W	0000000в
002Вн	DDRG	Port G direction register	R/W	0000000в
002Сн	—	(Disabled)	_	_
002Dн	PUL1	Port 1 pull-up register	R/W	0000000в
<b>002Е</b> н	PUL2	Port 2 pull-up register	R/W	0000000в
002Fн, 0030н	_	(Disabled)	_	
<b>0031</b> н	PUL5	Port 5 pull-up register	R/W	0000000в
0032н to 0034н	_	(Disabled)		
0035н	PULG	Port G pull-up register	R/W	0000000в
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0000000в
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000в
0038н	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0000000в
0039н	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0000000в
003Ан	PC01	8/16-bit PPG01 control register	R/W	0000000в
003Вн	PC00	8/16-bit PPG00 control register	R/W	0000000в
003Сн	PC11	8/16-bit PPG11 control register	R/W	0000000в
003Dн	PC10	8/16-bit PPG10 control register	R/W	0000000в
003Eн	TMCSRH0	16-bit reload timer control status register upper	R/W	0000000в
003Fн	TMCSRL0	16-bit reload timer control status register lower	R/W	0000000в
0040н to 0047н	_	(Disabled)		
<b>0048</b> н	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0000000в
<b>0049</b> н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000в
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000в
004Bн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000в
004Сн to 004Ен	_	(Disabled)	_	_
004En	LCDCC2	LCDC control register 2	R/W	00010100 <sub>B</sub>
0050н	CMR0	Voltage comparator control register	R/W	000X0001B
0051н to 0055н		(Disabled)	_	

Address	Register abbreviation	Register name	R/W	Initial value
0056н	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	0000000в
<b>0057</b> н	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	0010000в
<b>0058</b> н	SSR0	UART/SIO serial status register ch. 0	R/W	0000001в
0059н	TDR0	UART/SIO serial output data register ch. 0	R/W	0000000в
005Ан	RDR0	UART/SIO serial input data register ch. 0	R	0000000в
<b>005В</b> н	SMC11	UART/SIO serial mode control register 1 ch. 1	R/W	0000000в
<b>005С</b> н	SMC21	UART/SIO serial mode control register 2 ch. 1	R/W	0010000в
005Dн	SSR1	UART/SIO serial status register ch. 1	R/W	0000001в
<b>005Е</b> н	TDR1	UART/SIO serial output data register ch. 1	R/W	0000000в
005Fн	RDR1	UART/SIO serial input data register ch. 1	R	0000000в
0060н	IBCR00	I <sup>2</sup> C bus control register 0	R/W	0000001в
<b>0061</b> н	IBCR10	I <sup>2</sup> C bus control register 1	R/W	0000000в
0062н	IBCR0	I <sup>2</sup> C bus status register	R	0000000в
0063н	IDDR0	I <sup>2</sup> C data register	R/W	0000000в
0064н	IAAR0	I <sup>2</sup> C address register	R/W	0000000в
0065н	ICCR0	I <sup>2</sup> C clock control register	R/W	0000000в
0066н	SMC12	UART/SIO serial mode control register 1 ch. 2	R/W	0000000в
0067н	SMC22	UART/SIO serial mode control register 2 ch. 2	R/W	0010000в
<b>0068</b> H	SSR2	UART/SIO serial status register ch. 2	R/W	0000001в
<b>0069</b> H	TDR2	UART/SIO serial output data register ch. 2	R/W	0000000в
006Ан	RDR2	UART/SIO serial input data register ch. 2	R	0000000в
006Вн	_	(Disabled)	_	_
<b>006С</b> н	ADC1	8/10-bit A/D converter control register 1	R/W	0000000в
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000в
<b>006Е</b> н	ADDH	8/10-bit A/D converter data register upper	R/W	0000000в
<b>006F</b> н	ADDL	8/10-bit A/D converter data register lower	R/W	0000000в
0070н	WCSR	Watch counter status register	R/W	0000000в
<b>0071</b> н	FSR2	Flash memory status register 2	R/W	0000000в
0072н	FSR	Flash memory status register	R/W	000X0000B
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000в
0074н	FSR3	Flash memory status register 3	R	0000000в
0075н	_	(Disabled)	1 —	—
0076н	WREN	Wild register address compare enable register	R/W	0000000в
0077н	WROR	Wild register data test setting register	R/W	0000000в
<b>0078</b> н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)		



Address	Register abbreviation	Register name	R/W	Initial value
<b>0079</b> н	ILR0	Interrupt level setting register 0	R/W	11111111B
007Ан	ILR1	Interrupt level setting register 1	R/W	<b>11111111</b> в
007Вн	ILR2	Interrupt level setting register 2	R/W	11111111в
007Сн	ILR3	Interrupt level setting register 3	R/W	<b>11111111</b> в
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111в
<b>007Е</b> н	ILR5	Interrupt level setting register 5	R/W	11111111в
<b>007F</b> н	—	(Disabled)	—	—
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000в
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000в
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000в
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000в
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000в
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	00000008
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000008
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	00000008
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	00000000В
0F89н to 0F91н	_	(Disabled)	_	_
<b>0F92</b> н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000в
0 <b>F</b> 93н	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0000000в
<b>0F94</b> н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000в
0F95н	T00DR	8/16-bit composite timer 00 data register	R/W	0000000в
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000в
<b>0F97</b> н	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0000000в
0 <b>F</b> 98н	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0000000в
0F99н	T11DR	8/16-bit composite timer 11 data register	R/W	0000000в
0F9Aн	T10DR	8/16-bit composite timer 10 data register	R/W	0000000в
0 <b>F</b> 9Вн	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0000000в
0F9Cн	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	11111111в
0F9DH	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	11111111в
0F9Eн	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	11111111в
0 <b>F</b> 9Fн	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	11111111в
0FA0н	PPS11	8/16-bit PPG11 cycle setting buffer register	R/W	11111111в
0FA1н	PPS10	8/16-bit PPG10 cycle setting buffer register	R/W	11111111в
0FA2н	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	11111111в
0FA3н	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	11111111в

Address	Register abbreviation	Register name	R/W	Initial value
0FA4н	PPGS	8/16-bit PPG start register	R/W	0000000в
0FA5н	REVC	8/16-bit PPG output inversion register	R/W	0000000в
0FA6н	TMRH0	16-bit reload timer timer register upper	R/W	0000000в
	TMRLRH0	16-bit reload timer reload register upper	R/W	00000000в
<b>0FA7</b> н	TMRL0	16-bit reload timer timer register lower	R/W	00000000в
	TMRLRL0	16-bit reload timer reload register lower	R/W	0000000в
0FA8⊦	PSSR0	UART/SIO dedicated baud rate generator prescaler select register ch. 0	R/W	00000000в
0FA9⊦	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch. 0	R/W	0000000в
0FAAн	PSSR1	UART/SIO dedicated baud rate generator prescaler select register ch. 1	R/W	00000000B
0FAB⊦	BRSR1	UART/SIO dedicated baud rate generator baud rate setting register ch. 1	R/W	00000008
0FAC <sub>H</sub>	PSSR2	UART/SIO dedicated baud rate generator prescaler select register ch. 2	R/W	00000000в
0FAD <sub>H</sub>	BRSR2	UART/SIO dedicated baud rate generator baud rate setting register ch. 2	R/W	00000000в
0FAEH	—	(Disabled)	_	_
0FAFн	AIDRL	A/D input disable register (lower)	R/W	0000000
0FB0н	LCDCC1	LCDC control register 1	R/W	0000000E
0FB1н		(Disabled)	_	_
0FB2н	LCDCE1	LCDC enable register 1	R/W	00111110e
0FB3н	LCDCE2	LCDC enable register 2	R/W	0000000E
0FB4н	LCDCE3	LCDC enable register 3	R/W	0000000E
0FB5н	LCDCE4	LCDC enable register 4	R/W	0000000
0FB6н	LCDCE5	LCDC enable register 5	R/W	0000000
0FB7н	LCDCE6	LCDC enable register 6	R/W	0000000E
0FB8н	LCDCE7	LCDC enable register 7	R/W	0000000
0FB9н	LCDCB1	LCDC blinking setting register 1	R/W	0000000
0FBAн	LCDCB2	LCDC blinking setting register 2	R/W	0000000E
0FBBн, 0FBCн	_	(Disabled)	_	
0FBDн to 0FE0н	LCDRAM	LCDC display RAM (36 bytes)	R/W	0000000e
0FE1н	—	(Disabled)	<b>—</b>	—
0FE2H	EVCR	Event counter control register	R/W	0000000e
0FE3н	WCDR	Watch counter data register	R/W	00111111

FUJITSU

Address	Register abbreviation	Register name		Initial value
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	0XXXXXXAB
0FE5н	CRTL	Main CR clock trimming register (lower)	R/W	00XXXXXX <sub>B</sub>
0FE6н, 0FE7н	_	(Disabled)	_	_
0FE8н	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	ХХ00000в
0FEAH	CMDR	Clock monitoring data register	R	0000000в
0FEBH	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXXXB
0FECH	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXXXB
0FEDH	_	(Disabled)	_	_
0FEEH	ILSR	Input level select register	R/W	0000000в
0FEFH	WICR	Interrupt pin control register	R/W	0100000в
0FF0н to 0FFFн	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable / Writable

R : Read only

• Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is indeterminate.
- Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

# ■ I/O MAP (MB95470H Series)

Address	Register abbreviation	Register name		Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
<b>0001</b> н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000B
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н		(Disabled)		_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111 <sub>B</sub>
0006н	PLLC	PLL control register	R/W	0000000
0007н	SYCC	System clock control register	R/W	XXXXXX11
0008н	STBC	Standby control register	R/W	00000XXX
0009н	RSRR	Reset source register	R/W	000XXXXX
000Ан	TBTC	Time-base timer control register	R/W	0000000
000Вн	WPCR	Watch prescaler control register	R/W	0000000E
000Сн	WDTC	Watchdog timer control register	R/W	0000000E
000Dн	SYCC2	System clock control register 2	R/W	XX100011
000Eн	PDR2	Port 2 data register	R/W	0000000E
<b>000F</b> н	DDR2	Port 2 direction register	R/W	0000000e
<b>0010</b> н				
to	—	(Disabled)	_	—
0015н 0016н	PDR6	Dart 6 data registar	R/W	0000000
0016н 0017н	DDR6	Port 6 data register	R/W	0000000e 0000000e
0017н 0018н	DDRO	Port 6 direction register	U/ VV	0000000
to		(Disabled)		
<b>001В</b> н		(,		
001Cн	PDR9	Port 9 data register	R/W	0000000E
001Dн	DDR9	Port 9 direction register	R/W	0000000e
<b>001Е</b> н	PDRA	Port A data register	R/W	0000000E
001Fн	DDRA	Port A direction register	R/W	0000000e
0020н	PDRB	Port B data register	R/W	0000000e
<b>0021</b> н	DDRB	Port B direction register	R/W	0000000e
0022н	PDRC	Port C data register	R/W	0000000e
0023н	DDRC	Port C direction register	R/W	0000000
0024н, 0025н	_	(Disabled)		_
0026н	PDRE	Port E data register	R/W	0000000
0027н	DDRE	Port E direction register	R/W	0000000
0028н	PDRF	Port F data register	R/W	0000000
0029н	DDRF	Port F direction register	R/W	0000000
002Ан	PDRG	Port G data register	R/W	0000000
002Вн	DDRG	Port G direction register	R/W	0000000
002Cн		(Disabled)		

(Continued)

# MB95410H/470H Series

Address	Register abbreviation	Register name	R/W	Initial value
002Dн	PUL1	Port 1 pull-up register	R/W	0000000в
<b>002Е</b> н	PUL2	Port 2 pull-up register	R/W	0000000в
002Fн to 0034н	_	(Disabled)	_	_
0035н	PULG	Port G pull-up register	R/W	0000000в
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0000000в
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000в
0038н	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0000000в
0039н	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0000000в
003Ан	PC01	8/16-bit PPG01 control register	R/W	0000000в
003Вн	PC00	8/16-bit PPG00 control register	R/W	0000000в
003Сн	PC11	8/16-bit PPG11 control register	R/W	0000000в
003Dн	PC10	8/16-bit PPG10 control register	R/W	0000000в
<b>003E</b> н	TMCSRH0	16-bit reload timer control status register upper	R/W	0000000в
003Fн	TMCSRL0	16-bit reload timer control status register lower	R/W	0000000в
0040н to 0047н	_	(Disabled)		
0048н	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0000000в
0049н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000в
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000в
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000в
004Сн to 004Ен	_	(Disabled)	_	_
004Fн	LCDCC2	LCDC control register 2	R/W	00010100в
0050н	CMR0	Voltage comparator control register	R/W	000X0001в
0051н to 0055н	_	(Disabled)	_	
0056н	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	0000000в
0057н	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	00100000в
0058н	SSR0	UART/SIO serial status register ch. 0	R/W	<b>0000001</b> в
0059н	TDR0	UART/SIO serial output data register ch. 0	R/W	0000000в
<b>005А</b> н	RDR0	UART/SIO serial input data register ch. 0	R	0000000в
<b>005В</b> н	SMC11	UART/SIO serial mode control register 1 ch. 1		0000000в
<b>005С</b> н	SMC21	UART/SIO serial mode control register 2 ch. 1	R/W	00100000в
005Dн	SSR1	UART/SIO serial status register ch. 1	R/W	0000001в
005Eн	TDR1	UART/SIO serial output data register ch. 1	R/W	0000000в

(Continued)

Downloaded from Arrow.com.

Address	Register abbreviation	Register name	R/W	Initial value
005Fн	RDR1	UART/SIO serial input data register ch. 1	R	0000000в
0060н	IBCR00	I <sup>2</sup> C bus control register 0	R/W	0000001в
<b>0061</b> н	IBCR10	I <sup>2</sup> C bus control register 1	R/W	0000000в
0062н	IBCR0	I <sup>2</sup> C bus status register	R	0000000в
0063н	IDDR0	I <sup>2</sup> C data register	R/W	0000000в
0064н	IAAR0	I <sup>2</sup> C address register	R/W	0000000в
0065н	ICCR0	I <sup>2</sup> C clock control register	R/W	0000000в
0066н	SMC12	UART/SIO serial mode control register 1 ch. 2	R/W	0000000в
<b>0067</b> н	SMC22	UART/SIO serial mode control register 2 ch. 2	R/W	00100000в
0068н	SSR2	UART/SIO serial status register ch. 2	R/W	0000001в
0069н	TDR2	UART/SIO serial output data register ch. 2	R/W	0000000в
006Ан	RDR2	UART/SIO serial input data register ch. 2	R	0000000в
006Вн	_	(Disabled)	—	_
<b>006С</b> н	ADC1	8/10-bit A/D converter control register 1	R/W	0000000в
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000в
<b>006Е</b> н	ADDH	8/10-bit A/D converter data register upper	R/W	0000000в
<b>006F</b> н	ADDL	8/10-bit A/D converter data register lower	R/W	0000000в
0070н	WCSR	Watch counter status register	R/W	0000000в
<b>0071</b> н	FSR2	Flash memory status register 2	R/W	0000000в
0072н	FSR	Flash memory status register	R/W	000X0000B
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000в
0074н	FSR3	Flash memory status register 3	R	0000000в
0075н	_	(Disabled)	—	_
0076н	WREN	Wild register address compare enable register	R/W	0000000в
0077н	WROR	Wild register data test setting register	R/W	0000000в
<b>0078</b> н		Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	11111111в
007Ан	ILR1	Interrupt level setting register 1	R/W	11111111в
007Вн	ILR2	Interrupt level setting register 2	R/W	11111111в
007Сн	ILR3	Interrupt level setting register 3	R/W	11111111в
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111в
<b>007Е</b> н	ILR5	Interrupt level setting register 5	R/W	11111111в
007Fн		(Disabled)	—	_
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000в
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000в
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000в

# MB95410H/470H Series

Address	Register abbreviation	Register name	R/W	Initial value
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000в
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000в
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000в
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000в
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000в
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000в
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000в
0F93⊦	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0000000в
0F94н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000в
0F95н	T00DR	8/16-bit composite timer 00 data register	R/W	0000000в
0 <b>F</b> 96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000в
0F97н	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0000000в
0F98⊦	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0000000в
0F99н	T11DR	8/16-bit composite timer 11 data register	R/W	0000000в
<b>0F9А</b> н	T10DR	8/16-bit composite timer 10 data register	R/W	0000000в
0F9Bн	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0000000в
0F9Cн	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	11111111в
0F9Dн	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	11111111в
0F9Eн	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	11111111в
0F9Fн	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	11111111в
0FA0⊦	PPS11	8/16-bit PPG11 cycle setting buffer register	R/W	11111111в
0FA1н	PPS10	8/16-bit PPG10 cycle setting buffer register	R/W	11111111в
0FA2н	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	11111111в
0FA3н	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	11111111в
0FA4н	PPGS	8/16-bit PPG start register	R/W	0000000в
0FA5н	REVC	8/16-bit PPG output inversion register	R/W	0000000в
0540	TMRH0	16-bit reload timer timer register upper	R/W	0000000в
0FA6н	TMRLRH0	16-bit reload timer reload register upper	R/W	0000000в
	TMRL0	16-bit reload timer timer register lower	R/W	0000000в
0FA7н	TMRLRL0	16-bit reload timer reload register lower	R/W	0000000в
0FA8⊦	PSSR0	UART/SIO dedicated baud rate generator prescaler select register ch. 0	R/W	00000000в
0FA9⊦	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch. 0	R/W	0000000в
0FAAH	PSSR1	UART/SIO dedicated baud rate generator prescaler select register ch. 1	R/W	00000000в
0FABн	BRSR1	UART/SIO dedicated baud rate generator baud rate setting register ch. 1	R/W	00000000в

Address	Register abbreviation	Register name	R/W	Initial value
0FAC <sub>H</sub>	PSSR2	UART/SIO dedicated baud rate generator prescaler select register ch. 2	R/W	0000000в
0FADH	BRSR2	UART/SIO dedicated baud rate generator baud rate setting register ch. 2	R/W	0000000в
0FAEH		(Disabled)	—	—
0FAFH	AIDRL	A/D input disable register (lower)	R/W	0000000в
0FB0н	LCDCC1	LCDC control register 1	R/W	0000000в
0FB1н	—	(Disabled)	—	—
0FB2н	LCDCE1	LCDC enable register 1	R/W	00111100в
0FB3н	LCDCE2	LCDC enable register 2	R/W	0000000в
0FB4н	LCDCE3	LCDC enable register 3	R/W	0000000в
0FB5н	LCDCE4	LCDC enable register 4	R/W	0000000в
0FB6н	LCDCE5	LCDC enable register 5	R/W	0000000в
0FB7н	LCDCE6	LCDC enable register 6	R/W	0000000в
0FB8н		(Disabled)	—	
0FB9н	LCDCB1	LCDC blinking setting register 1	R/W	0000000в
0FBAH	LCDCB2	LCDC blinking setting register 2	R/W	0000000в
0FBBн, 0FBCн		(Disabled)	—	
0FBD⊦ to 0FD8⊦	LCDRAM	LCDC display RAM (28 bytes)	R/W	00000000B
0FD9н to 0FE1н	_	(Disabled)	_	_
0FE2H	EVCR	Event counter control register	R/W	0000000в
0FE3н	WCDR	Watch counter data register	R/W	00111111в
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	0XXXXXXX <sub>B</sub>
0FE5H	CRTL	Main CR clock trimming register (lower)	R/W	00XXXXXX <sub>B</sub>
0FE6н, 0FE7н	—	(Disabled)		—
0FE8H	SYSC	System configuration register		11000011в
0FE9⊦	CMCR	Clock monitoring control register		ХХ00000в
0FEAH	CMDR	Clock monitoring data register	R	0000000в
0FEBH	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXXXB
0FECH	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXXXB

Address	Register abbreviation	Register name	R/W	Initial value
0FEDH	—	(Disabled)	_	—
0FEEH	ILSR	Input level select register	R/W	0000000в
0FEFH	WICR	Interrupt pin control register	R/W	0100000в
0FF0н to 0FFF⊦	_	(Disabled)	_	_

- R/W access symbols
  - R/W : Readable / Writable
  - R : Read only
- Initial value symbols
  - 0 : The initial value of this bit is "0".
  - 1 : The initial value of this bit is "1".
  - X : The initial value of this bit is indeterminate.
- Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

# ■ INTERRUPT SOURCE TABLE

		Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sourc- es of the same level (occurring simultaneously)	
External interrupt ch. 0	IRQ00	FFFAH	<b>FFFB</b> H	L00 [1:0]	High	
External interrupt ch. 4	Incoo		TTD	200 [1.0]	<b>A</b>	
External interrupt ch. 1	IRQ01	FFF8 <sub>H</sub>	FFF9⊦	L01 [1:0]		
External interrupt ch. 5		ГГГОН	ГГГЭН	201[1.0]		
External interrupt ch. 2	IRQ02	FFF6H	FFF7H	L02 [1:0]		
External interrupt ch. 6		ГГГОН	ГГГ/Н	LU2 [1.0]		
External interrupt ch. 3			FFFF	1.00.[1.0]		
External interrupt ch. 7	IRQ03	FFF4 <sub>H</sub>	FFF5H	L03 [1:0]		
UART/SIO ch. 0	IRQ04	FFF2H	FFF3⊦	L04 [1:0]		
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0H	FFF1H	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]		
UART/SIO ch. 2	IRQ07	FFECH	FFEDH	L07 [1:0]		
LCD controller	IRQ08	<b>FFEA</b> H	FFEBH	L08 [1:0]		
8/16-bit PPG ch. 1 (lower)				1.00.[1.0]		
UART/SIO ch. 1	IRQ09	FFE8H	FFE9H	L09 [1:0]		
8/16-bit PPG ch. 1 (upper)	IRQ10	FFE6H	FFE7H	L10 [1:0]		
16-bit reload timer ch. 0	IRQ11	FFE4H	FFE5H	L11 [1:0]		
8/16-bit PPG ch. 0 (upper)	IRQ12	FFE2H	FFE3H	L12 [1:0]		
8/16-bit PPG ch. 0 (lower)	IRQ13	FFE0H	FFE1H	L13 [1:0]		
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDEH	FFDF⊦	L14 [1:0]		
Voltage comparator	IRQ15	FFDCH	FFDDH	L15 [1:0]		
I <sup>2</sup> C	IRQ16	<b>FFDA</b> H	<b>FFDB</b> H	L16 [1:0]		
	IRQ17	FFD8н	FFD9н	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6н	FFD7н	L18 [1:0]		
Time-base timer	IRQ19	FFD4н	FFD5H	L19 [1:0]		
Watch prescaler						
Watch counter	IRQ20	FFD2H	FFD3H	L20 [1:0]		
—	IRQ21	FFD0н	FFD1н	L21 [1:0]		
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCEH	FFCFH	L22 [1:0]	↓	
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCDH	L23 [1:0]	Low	

# ■ ELECTRICAL CHARACTERISTICS


# 1. Absolute Maximum Ratings

Parameter	0	Rat	ing	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	Vcc	Vss - 0.3	Vss+6	V	
Input voltage*1	Vı	Vss - 0.3	Vss+6	V	*2
Output voltage*1	Vo	Vss - 0.3	Vss+6	V	*2
Maximum clamp current		-2	+2	mA	Applicable to specific pins*3
Total maximum clamp current	$\Sigma$   clamp	_	20	mA	Applicable to specific pins*3
"L" level maximum output current	IcL	_	15	mA	
"L" level average current	ICLAV	_	4	mA	Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	ΣΙοιαν	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)
"H" level maximum output current	Існ	_	-15	mA	
"H" level average current	Існач	_	-4	mA	Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	ΣΙοήαν	_	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	Pd	—	320	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

\*1: These parameters are based on the condition that  $V_{SS} = 0.0 V$ .

\*2: VI and Vo must not exceed Vcc + 0.3 V. VI must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the IcLAMP rating is used instead of the VI rating.

- \*3: Applicable to the following pins: P00 to P07, P10, P11, P13 to P16, P20 to P22, P40 to P43, P50 to P53, P60 to P67, P90 to P94, PA0 to PA7, PB0 to PB4, PC0 to PC7, PE0 to PE7, PF0, PF1, PG1 and PG2 (P40 to P43, P50 to P53, P94, PB2 to PB4 and PC4 to PC7 are only available on the MB95410H Series.)
  - Use under recommended operating conditions.
  - Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistance should be set so that when the HV (High Voltage) signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, and thus affects other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - Do not leave the HV (High Voltage) input pin unconnected.
  - Example of a recommended circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

(Vss = 0.0 V)


Parameter	Symbol	Va	lue	Unit	Bom	arks			
Falameter	Symbol	Min	Max						
		2.4*1*2	5.5* <sup>1</sup>		In normal operation	Other than on-chip debug			
Power supply	Vcc, AVcc	2.3	5.5	— V	Hold condition in stop mode	mode			
voltage		2.9	5.5		In normal operation	On chin dobug modo			
		2.3	5.5		Hold condition in stop mode	On-chip debug mode			
Smoothing capacitor	Cs	0.022	1	μF	*3				
Operating	TA	-40	+85	°C	Other than on-chip debug mode				
temperature	IA	+5	+35		On-chip debug mode				

### 2. Recommended Operating Conditions

\*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

\*2: The value is initially 2.88 V when the low-voltage detection reset is used.

\*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V<sub>CC</sub> pin must have a capacitance larger than C<sub>s</sub>. For the connection to a smoothing capacitor C<sub>s</sub>, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C<sub>s</sub> and the distance between C<sub>s</sub> and the V<sub>ss</sub> pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

# 3. DC Characteristics

$(Vcc = 5.0 V \pm 10\%)$	Vss = 0.0 V, T	$A = -40^{\circ}C \text{ to } +85^{\circ}C)$
--------------------------	----------------	--

Parameter	Symbol	Din namo	Condition		Value		Unit	Remarks	
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit		
	Vihi	P01, P04, P10, P22, P23	*1	0.7 Vcc		Vcc + 0.3	v	When CMOS input level (hysteresis input) is selected	
"H" level input voltage	Vінs	P00 to P07, P10 to P17, P20 to P23, P40 to P43 <sup>-2</sup> , P50 to P53 <sup>-2</sup> , P60 to P67, P90 to P93, P94 <sup>-2</sup> , PA0 to PA7, PB0, PB1, PB2 to PB4 <sup>-2</sup> , PC0 to PC3, PC4 to PC7 <sup>-2</sup> , PE0 to PE7, PF0, PF1, PG1, PG2	*1	0.8 Vcc		Vcc + 0.3	V	Hysteresis input	
	VIHM	PF2		0.7 Vcc		Vcc + 0.3	V	Hysteresis input	
	VIL	P01, P04, P10, P22, P23	*1	Vss - 0.3	_	0.3 Vcc	v	When CMOS input level (hysteresis input) is selected	
"L" level input voltage	Vils	P00 to P07, P10 to P17, P20 to P23, P40 to P43 <sup>•2</sup> , P50 to P53 <sup>•2</sup> , P60 to P67, P90 to P93, P94 <sup>•2</sup> , PA0 to PA7, PB0, PB1, PB2 to PB4 <sup>•2</sup> , PC0 to PC3, PC4 to PC7 <sup>•2</sup> , PE0 to PE7, PF0, PF1, PG1, PG2	*1	Vss – 0.3		0.2 Vcc		Hysteresis input	
L	VILM	PF2		Vss - 0.3		0.3 Vcc	V	Hysteresis input	
Open-drain output application voltage	VD	P12, P22, P23, PF2	_	Vss - 0.3	—	Vss + 5.5	v		
"H" level output voltage	Vон1	Output pins other than P12, P22, P23, PF2	Іон = -4 mA	Vcc-0.5	_	_	V	(Continued)	

(Continued)

Downloaded from Arrow.com.

	0	D.			Value			Domoriko	
Parameter	Symbol	Pin name	Condition	Min	Typ⁺4	Мах	Unit	Remarks	
"L" level output voltage	V <sub>OL1</sub>	All output pins	lo <sub>L</sub> = 4 mA	_	_	0.4	V		
Input leak current (Hi-Z output leak current)	Lu	All input pins	0.0 V < Vı < Vcc	-5	_	+5	μA	When pull-up resistance is disabled	
Pull-up resistance	Rpull	P10, P11, P13, P14, P17, P20, P21, P50 to P53 <sup>-2</sup> , PG1, PG2	V1 = 0 V	25	50	100	kΩ	When pull-up resistance is enabled	
Input capacitance	CIN	Other than Vcc and Vss	f = 1 MHz	_	5	15	pF		
lcc	Vcc = 5.5 V Fcн = 32 MHz Fмp = 16 MHz	_	14.1	17	mA	Except during Flash memory programming and erasing			
	Main clock mode (divided by 2)	_	20	39.5	mA	During Flash memory programming and erasing			
	lccs	$V_{CC} = 5.5 V$ $F_{CH} = 32 MHz$ $F_{MP} = 16 MHz$ Main sleep mode (divided by 2)		6.6	9	mA			
	lcc∟	Vcc (External clock operation)	$V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_{A} = +25^{\circ}C$	_	60	153	μA		
	Iccls		$V_{CC} = 5.5 V$ $F_{CL} = 32 kHz$ $F_{MPL} = 16 kHz$ Subsleep mode (divided by 2) $T_{A} = +25^{\circ}C$	_	9	84	μA		
	Ісст		$V_{CC} = 5.5 V$ $F_{CL} = 32 kHz$ Watch mode Main stop mode $T_A = +25^{\circ}C$	_	4.3	30	μA	Continued	

(Vcc = 5.0 V  $\pm$ 10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

(Continued)

Downloaded from Arrow.com.

Devenueter	Cumhal	Din nome	Condition		Value		11	Demerke
Parameter	Symbol	Pin name	Condition	Min	Typ⁺4	Max	Unit	Remarks
		Vcc (External alack	$V_{CC} = 5.5 V$ $F_{CH} = 4 MHz$ $F_{MP} = 10 MHz$ Main PLL mode (multiplied by 2.5) $T_{A} = +25^{\circ}C$		9.7	12.5	mA	
	ICCMPLL	(External clock operation)	$V_{CC} = 5.5 V$ $F_{CH} = 6.44 MHz$ $F_{MP} = 16 MHz$ Main PLL mode (multiplied by 2.5) $T_{A} = +25^{\circ}C$		13.9	20	mA	
ICCMCR     VCC       ICCSCR     VCC       ICCSCR     ICCSCR       ICCTS     VCC       ICCTS     VCC	$V_{CC} = 5.5 V$ $F_{CRH} = 12.5 MHz$ $F_{MP} = 12.5 MHz$ Main CR clock mode	_	11	13.2	mA			
	ICCSCR	Vic	$V_{CC} = 5.5 V$ Sub-CR clock mode (multiplied by 2.5) $T_A = +25^{\circ}C$		112	410	μΑ	
	Ісстя	(External clock	$V_{CC} = 5.5 V$ $F_{CH} = 32 MHz$ Time-base timer mode $T_A = +25^{\circ}C$	_	1	3	mA	
	Іссн	operation)	$V_{CC} = 5.5 V$ Substop mode $T_A = +25^{\circ}C$	_	3.1	22.5	μΑ	Main stop mode with one clock selected
	IA		Current consumption for A/D conversion at 16 MHz	_	1.5	4.7	mA	
	Іан	AVcc	Current consumption for stopping A/D conversion at 16 MHz		1	5	μA	
	Iv		Current consumption of voltage comparator at 16 MHz		113	350	μA	(Continued)

(Vcc = 5.0 V  $\pm 10\%$ , Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Parameter	Symbol	Fin name	Condition	Min	Typ⁺4	Max	Unit	nemarks
	Ilvd		Current consumption of the low-voltage detection circuit	_	31	54	μΑ	
Power supply current*3	Ісвн	Vcc	Current consumption of the main CR oscillator	_	0.5	0.6	mA	
LCD internal division	ICRL		Current consumption of the sub-CR oscillator oscillating at 100 kHz	_	20	72	μΑ	
	(			—	400	—	kΩ	
division resistance	RLCD	_	Between V4 and Vss	_	40	—	kΩ	
COM0 to COM7 output impedance	Rvсом	COM0 to COM7		_	_	5	kΩ	
SEG00 to SEG39 output impedance	Rvseg	SEG00 to SEG39	V1 to V4 = 4.1 V	_	_	7	kΩ	
LCD leakage current	ILCDL	V0 to V4, COM0 to COM7, SEG00 to SEG39	_	-1		+1	μΑ	

\*1: The input levels of P01, P04, P10, P22 and P23 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

\*2: P40 to P43, P50 to P53, P94, PB2 to PB4 and PC4 to PC7 are only available on the MB95410H Series.

- \*3: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the value from Icc to IccH. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (ICRH, IcRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
  - See "4. AC Characteristics: (1) Clock Timing" for  $F_{CH}$  and  $F_{CL}.$
  - See "4. AC Characteristics: (2) Source Clock/Machine Clock" for FMP and FMPL.

\*4: Vcc = 5.0 V, T<sub>A</sub> =  $+25^{\circ}C$ 

Downloaded from Arrow.com.

# 4. AC Characteristics


# (1) Clock Timing


(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, T\_A = -40 ^{\circ}C to +85  $^{\circ}C$ )

Devenueter	O	Symbol Pin name Condition Value		11	Demerica						
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks			
		X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used			
		X0	X1: open	1		12		When the main external			
	Fсн		*	1		32.5	MHz	clock is used			
		X0, X1		3		8.13		Main PLL multiplied by 2			
		λ0, λ1	_	3		6.5	MHz	Main PLL multiplied by 2.5			
				3		4.06		Main PLL multiplied by 4			
				12.25	12.5	12.75	MHz	Operating conditions:			
			_	9.8	10	10.2	MHz	<ul><li>Operating conditions:</li><li>The main CR clock is used.</li></ul>			
Clock				7.84	8	8.16	MHz	• $T_A = -10^{\circ}C$ to $+85^{\circ}C$			
frequency	Fсвн			0.98	1	1.02	MHz				
. ,	I ONIT			12.1875	12.5	12.8125		Operating conditions:			
			_	9.75	10	10.25	MHz	<ul> <li>Operating conditions:</li> <li>The main CR clock is used.</li> </ul>			
				7.8	8	8.2	MHz	• $T_A = -40^{\circ}C$ to $-10^{\circ}C$			
				0.975	1	1.025	MHz				
	Fc∟	X0A, X1A		_	32.768	—	kHz	When the sub-oscillation circuit is used			
	I CL				32.768		kHz	When the sub-external clock is used			
	FCRL	_	_	50	100	200	kHz	When the sub-CR clock is used			
		X0, X1	_	61.5	_	1000	ns	When the main oscillation circuit is used			
Clock cycle	<b>t</b> HCYL	X0	X1: open	83.4		1000	ns	When the external clock is			
time		X0, X1	*	30.8		1000	ns	used			
	<b>t</b> LCYL	X0A, X1A	_	—	30.5		μs	When the subclock is used			
	twH1	X0	X1: open	33.4			ns	When the external clock is			
Input clock	tw∟1	X0, X1	*	12.4			ns	used, the duty ratio should			
pulse width	twн₂ tw∟₂	X0A	_		15.2	_	μs	range between 40% and 60%.			
Input clock	tся	X0	X1: open	_		5	ns	When the external clock is			
rise time and fall time	tcr tcr	X0, X1	*	—	_	5	ns	used			
CR	<b>t</b> CRHWK	—	_	—	_	80	μs	When the main CR clock is used			
oscillation start time	<b>t</b> CRLWK	—	_	—	—	10	μs	When the sub-CR clock is used			

\*: The external clock signal is input to X0 and the inverted external clock signal to X1.

# MB95410H/470H Series





X0A X1A	
Open	

 $\overline{m}$ 

# (2) Source Clock/Machine Clock

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

<u> </u>		Pin		Value			
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
			61.5	_	2000	ns	When the main oscillation clock is used Min: $F_{CH} = 32.5$ MHz, divided by 2 Max: $F_{CH} = 1$ MHz, divided by 2
Source clock			61.5		2000	ns	When the main oscillation clock is used Min: $F_{CH} = 8.125$ MHz, multiplied by the PLL multiplier of 2 Max: $F_{CH} = 1$ MHz, divided by 2
cycle time*1	<b>t</b> sc∟ĸ		80	_	1000	ns	When the main CR clock is used Min: Fcвн = 12.5 MHz Max: Fcвн = 1 MHz
				61		μs	When the sub-oscillation clock is used $F_{CL} = 32.768 \text{ kHz}$ , divided by 2
1				20		μs	When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$ , divided by 2
	Fsp		0.50		16.25	MHz	When the main oscillation clock is used
Source clock	IT SP		1		12.5	MHz	When the main CR clock is used
		—	_	16.384	_	kHz	When the sub-oscillation clock is used
	Fspl		_	50	_	kHz	When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$ , divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min: $F_{SP} = 16.25$ MHz, no division Max: $F_{SP} = 0.5$ MHz, divided by 16
Machine clock cycle time <sup>*2</sup> (minimum	<b>+</b>		80	_	16000	ns	When the main CR clock is used Min: $F_{SP} = 12.5 \text{ MHz}$ Max: $F_{SP} = 1 \text{ MHz}$ , divided by 16
instruction execution time)	tmclk	_	61	_	976.5	μs	When the sub-oscillation clock is used Min: $F_{SPL} = 16.384$ kHz, no division Max: $F_{SPL} = 16.384$ kHz, divided by 16
			20	_	320	μs	When the sub-CR clock is used Min: $F_{SPL} = 50$ kHz, no division Max: $F_{SPL} = 50$ kHz, divided by 16
	Fмр		0.031	_	16.25	MHz	When the main oscillation clock is used
Machine clock	IMP		0.0625	—	12.5	MHz	When the main CR clock is used
frequency		—	1.024	—	16.384	kHz	When the sub-oscillation clock is used
	Fmpl		3.125		50	kHz	When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$

\*1: This is the clock before it is divided according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1, DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1, DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- PLL multiplication of main clock (select from 2, 2.5, 4 multiplication)
- Main CR clock divided by 2
- Subclock divided by 2
- Sub-CR clock divided by 2


(Continued)


# MB95410H/470H Series

# (Continued)

\*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16








### (3) External Reset

.,	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$									
Parameter	Symbol	Value			Remarks					
ranameter Symbo	Symbol	Min	Max	Unit	neillaiks					
	TDOTI	2 tmclk*1	—	ns	In normal operation					
RST "L" level pulse width		Oscillation time of the oscillator*2 + 100	_	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on					
		100	—	μs	In time-base timer mode					

\*1: See "(2) Source Clock/Machine Clock" for tmclk.

\*2: The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.




Downloaded from Arrow.com.


# (4) Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Va	lue	Unit	Remarks
Falameter	Symbol	Condition	Min	Max	Unit	nemarks
Power supply rising time	tR	_	_	50	ms	
Power supply cutoff time	toff		1		ms	Wait time until power-on



# Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.




## (5) Peripheral Input Timing

(Vcc = 5.0 V  $\pm 10\%$ , Vss = 0.0 V, T<sub>A</sub> =  $-40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol Pin name		Va	Unit	
Farameter	Symbol	Fininanie	Min	Мах	Onit
Peripheral input "H" pulse width	tiliн	INT00 to INT07, EC0, EC1, ADTG	<b>2 t</b> мськ*	—	ns
Peripheral input "L" pulse width	tını∟	111100 10 111107, ECO, ECT, ADTO	2 <b>t</b> мськ*	_	ns


\*: See "(2) Source Clock/Machine Clock" for tmclk.




# (6) UART/SIO, Serial I/O Timing

	Ū	(Vcc = 5.0 V	$\pm 10\%$ , AVss = Vss = 0.	0 V, T <sub>A</sub> = -	-40°C to +	-85°C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit
Farameter	Symbol	Fininanie	Condition	Min	Max	Unit
Serial clock cycle time	tscyc	UCK0, UCK1, UCK2		<b>4 t</b> мськ*	_	ns
UCK $\downarrow \rightarrow$ UO time	tslovi	UCK0, UCK1, UCK2, UO0, UO1, UO2	Internal clock	-190	+190	ns
Valid UI $ ightarrow$ UCK $\uparrow$	tıvsнı	UCK0, UCK1, UCK2, UI0, UI1, UI2	operation output pin: C∟ = 80 pF + 1 TTL	2 <b>t</b> MCLK*	_	ns
UCK $\uparrow \rightarrow$ valid UI hold time	<b>t</b> shixi	UCK0, UCK1, UCK2, UI0, UI1, UI2		2 <b>t</b> мськ*		ns
Serial clock "H" pulse width	<b>t</b> shsl	UCK0, UCK1, UCK2		<b>4 t</b> мськ*	_	ns
Serial clock "L" pulse width	tslsh	UCK0, UCK1, UCK2		<b>4 t</b> мськ*	_	ns
UCK $\downarrow \rightarrow$ UO time	tslove	UCK0, UCK1, UCK2, UO0, UO1, UO2	External clock operation output pin:	_	190	ns
Valid UI $ ightarrow$ UCK $\uparrow$	tivshe	UCK0, UCK1, UCK2, UI0, UI1, UI2	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	<b>2 t</b> мськ*		ns
UCK $\uparrow \rightarrow$ valid UI hold time	<b>t</b> shixe	UCK0, UCK1, UCK2, UI0, UI1, UI2		2 tmclk*		ns

\*: See "(2) Source Clock/Machine Clock" for tmclk.






FUJITSU

### (7) Low-voltage Detection

 $(V_{SS} = 0.0 \text{ V}, \text{ } T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol		Value		Unit	Remarks
Farameter	Symbol	Min	Тур	Мах		nelliaiks
Release voltage	V <sub>DL+</sub>	2.52	2.7	2.88	V	At power supply rise
Detection voltage	Vdl-	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	VHYS	70	100	_	mV	
Power supply start voltage	Voff	_	_	2.3	V	
Power supply end voltage	Von	4.9	_	_	V	
Power supply voltage change time (at power supply rise)	tr	3000	_	_	μs	Slope of power supply that the reset release signal generates within the rating ( $V_{DL+}$ )
Power supply voltage change time (at power supply fall)	tr	300	_	_	μs	Slope of power supply that the reset detection signal generates within the rating (V <sub>DL</sub> .)
Reset release delay time	t <sub>d1</sub>	_	—	300	μs	
Reset detection delay time	t <sub>d2</sub>	—		20	μs	



Downloaded from Arrow.com.

### (8) I<sup>2</sup>C Timing


	1	(VCC = 3.0	V ±10%, AVs	5 — <b>V</b> 55 ·	- 0.0 v,	IA — —40	J C 10 T	05 0)
					Val	ue		
Parameter	Symbol	Pin name	Conditions		dard- ode	Fast-	Unit	
				Min	Max	Min	Max	
SCL clock frequency	fsc∟	SCL		0	100	0	400	kHz
(Repeat) Start condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	<b>t</b> hd;sta	SCL, SDA	-	4.0		0.6		μs
SCL clock "L" width	tLOW	SCL		4.7	—	1.3	_	μs
SCL clock "H" width	tніgн	SCL		4.0	—	0.6	_	μs
(Repeat) Start condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$	tsu;sta	SCL, SDA	R = 1.7 kΩ,	4.7	_	0.6	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	<b>t</b> hd;dat	SCL, SDA	$C = 50 \text{ pF}^{*1}$	0	3.45* <sup>2</sup>	0	0.9* <sup>3</sup>	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL $\uparrow$	tsu;dat	SCL, SDA		0.25	_	0.1		μs
Stop condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	<b>t</b> su;sто	SCL, SDA		4.0		0.6		μs
Bus free time between stop condition and start condition	tbuf	SCL, SDA		4.7	_	1.3	_	μs

(Vcc = 5.0 V  $\pm 10\%$ , AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

\*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

\*2: The maximum thd;DAT in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (tLow) does not extend.

\*3: A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, provided that the condition of tsu;DAT ≥ 250 ns is fulfilled.



Parameter	Symbol	mbol Pin Conditions Value*2			Unit	Remarks		
	Symbol	name	Conditions	Min	Мах	Unit	Remarks	
SCL clock "L" width	t∟ow	SCL		(2 + nm / 2)t <sub>мськ</sub> – 20		ns	Master mode	
SCL clock "H" width	tнıgн	SCL		(nm / 2)t <sub>MCLK</sub> – 20	(nm / 2)t <sub>MCLK</sub> + 20	ns	Master mode	
Start condition hold time	thd;sta	SCL, SDA		(– 1 + nm / 2)tмсік – 20	(– 1 + nm)tмськ + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.	
Stop condition setup time	tsu;sто	SCL, SDA		(1 + nm / 2)t <sub>MCLK</sub> – 20	(1 + nm / 2)t <sub>MCLK</sub> + 20	ns	Master mode	
Start condition setup time	tsu;sta	SCL, SDA		(1 + nm / 2)t <sub>MCLK</sub> – 20	(1 + nm / 2)t <sub>MCLK</sub> + 20	ns	Master mode	
Bus free time between stop condition and start condition	tвuғ	SCL, SDA	.R = 1.7 kΩ,	(2 nm + 4)tмськ – 20	_	ns		
Data hold time	thd;dat	SCL, SDA	$C = 50 \text{ pF}^{*1}$	3 tмськ – 20	_	ns	Master mode	
Data setup time	tsu;dat	SCL, SDA		(– 2 + nm / 2)tмськ – 20	(– 1 + nm / 2)tмськ + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.	
Setup time between clearing interrupt and SCL rising	tsu;int	SCL		(nm / 2)t <sub>MCLK</sub> – 20	(1 + nm / 2)tмськ + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to interrupt at 8th SCL↓.	
SCL clock "L" width	t∟ow	SCL		4 tmclk - 20		ns	At reception	
SCL clock "H" width	tнıgн	SCL		4 tmclk – 20		ns	At reception	

(Vcc = 5.0 V  $\pm 10\%$ , AVss = Vss = 0.0 V, T<sub>A</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C)

	1	1	(•		•	J.O V,	$I_A = -40^{\circ}$ C to $+85^{\circ}$ C							
Parameter	Symbol	Pin	Conditions	Valu	1e <sup>*2</sup>	Unit	Remarks							
raiameter	Symbol	name	Conditions	Min	Max	onne								
Start condition detection	thd;sta	SCL, SDA		2 tмськ – 20	_	ns	Not detected when 1 tmclk is used at reception							
Stop condition detection	tsu;sto	SCL, SDA	R = 1.7 kΩ, C = 50 pF*1		2 tмськ – 20	_	ns	Not detected when 1 tmclk is used at reception						
Restart condition detection condition	tsu;sta	SCL, SDA					2 tмсік — 20	_	ns	Not detected when 1 tmclk is used at reception				
Bus free time	tbur	SCL, SDA		2 тмськ – 20	_	ns	At reception							
Data hold time	<b>t</b> hd;dat	SCL, SDA		C = 50 pF*1	,	,	,	,	,	,	2 тмськ – 20	_	ns	At slave transmission mode
Data setup time	tsu;dat	SCL, SDA				$t_{\text{LOW}} - 3 t_{\text{MCLK}} - 20$	_	ns	At slave transmission mode					
Data hold time	<b>t</b> hd;dat	SCL, SDA			0	_	ns	At reception						
Data setup time	tsu;dat	SCL, SDA		tмськ — 20	_	ns	At reception							
SDA↓→SCL↑ (at wakeup function)	twakeup	SCL, SDA		Oscillation stabilization wait time + 2 t <sub>MCLK</sub> – 20	_	ns								

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

\*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

\*2: • See "(2) Source Clock/Machine Clock" for tmclk.

- m represents the CS4 bit and CS3 bit (bit4 and bit3) in the I<sup>2</sup>C clock control register (ICCR0).
- n represents the CS2 bit to CS0 bit (bit2 to bit0) in the I<sup>2</sup>C clock control register (ICCR0).
- The actual timing of I<sup>2</sup>C is determined by the values of m and n set by the machine clock (t<sub>MCLK</sub>) and the CS4 to CS0 bits in the ICCR0 register.
- Standard-mode:

 m and n can be set to values in the following range:  $0.9 \text{ MHz} < t_{MCLK}$  (machine clock) < 16.25 MHz.</td>

 The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

 (m, n) = (1, 8)
 :  $0.9 \text{ MHz} < t_{MCLK} \le 1 \text{ MHz}$  

 (m, n) = (1, 22), (5, 4), (6, 4), (7, 4), (8, 4)
 :  $0.9 \text{ MHz} < t_{MCLK} \le 2 \text{ MHz}$  

 (m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8)
 :  $0.9 \text{ MHz} < t_{MCLK} \le 4 \text{ MHz}$  

 (m, n) = (1, 98), (5, 22), (6, 22), (7, 22)
 :  $0.9 \text{ MHz} < t_{MCLK} \le 4 \text{ MHz}$  

 (m, n) = (8, 22)
 :  $0.9 \text{ MHz} < t_{MCLK} \le 10 \text{ MHz}$  

 • Fast-mode:
 m and n can be set to values in the following range:  $3.3 \text{ MHz} < t_{MCLK}$  (machine clock) < 16.25 MHz</td>

m and n can be set to values in the following range:  $3.3 \text{ MHz} < t_{MCLK}$  (machine clock) < 16.25 MHz. The usable frequencies of the machine clock are determined by the settings of m and n as shown below. (m, n) = (1, 8) (m, n) = (1, 22), (5, 4) :  $3.3 \text{ MHz} < t_{MCLK} \le 4 \text{ MHz}$ :  $3.3 \text{ MHz} < t_{MCLK} \le 8 \text{ MHz}$ 

(m, n) = (1, 22), (5, 4)	: 3.3 MHz < tмс∟к ≤ 8 MHz
(m, n) = (1, 38), (6, 4), (7, 4), (8, 4)	: 3.3 MHz < tмс∟к ≤ 10 MHz
(m, n) = (5, 8)	: 3.3 MHz < tmclk $\leq$ 16.25 MHz

# (9) Voltage Comparator Timing

(-,3	$(AV_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, \text{ AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$						
Parameter	Pin name		Value		Unit	Remarks	
Falameter	Finname	Min	Тур	Max	Unit	Tiemarka	
Voltage range	CMPP, CMPN	0		AVcc - 1.3	V		
Offset voltage	CMPP, CMPN	-10		+10	mV		
Delay time	СМРО	_	650	1210	ns	5 mV overdrive	
	CIVIFO	_	140	420	ns	50 mV overdrive	
		_	_	1210	ns	Power down recovery PD: $1 \rightarrow 0$	
Power down delay	СМРО	0	_	_	ns	Power down effective PD: $0 \rightarrow 1$ Output: "H" level	
Power up stabilization time	СМРО	_	_	1210	ns	Output stabilization time at power up	
Bandgap reference voltage	—	1.17	1.22	1.27	V		

# 5. A/D Converter


# (1) A/D Converter Electrical Characteristics $(AV_{CC} = V_C)$


			Value				
Parameter	Symbol	Min Typ		Max	Unit	Remarks	
Resolution		—	_	10	bit		
Total error		-3		+3	LSB		
Linearity error	—	-2.5		+2.5	LSB		
Differential linear error		-1.9		+1.9	LSB		
Zero transition voltage	Vот	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V		
Full-scale transition voltage	VFST	AVcc – 4.5 LSB	AVcc – 2 LSB	AVcc + 0.5 LSB	V		
Compose time	_	0.9	_	16500	μs	$4.5 \text{ V} \leq \text{ Vcc} \leq 5.5 \text{ V}$	
Compare time		1.8	_	16500	μs	$4.0 \text{ V} \leq \text{ V}_{\text{CC}} < 4.5 \text{ V}$	
Sompling time	_	0.6	_	∞	μs	$4.5 V \le V_{CC} \le 5.5 V$ , with external impedance < 5.4 k $\Omega$	
Sampling time		1.2	_	∞	μs	$4.0 V \le V_{CC} < 4.5 V$ , with external impedance < 2.4 k $\Omega$	
Analog input current	Iain	-0.3	—	+0.3	μA		
Analog input voltage	VAIN	AVss	_	AVcc	V		

### (2) Notes on Using the A/D Converter

### • External impedance of analog input and its sampling time

 The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 μF to the analog input pin.






## • A/D conversion error

As IVcc-VssI decreases, the A/D conversion error increases proportionately.


# (3) Definitions of A/D Converter Terms

- Resolution It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .
- Linearity error (unit: LSB)
   It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" ← → "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111" ← → "11 1111 1110") of the same device.
- Differential linear error (unit: LSB) It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.
- Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.



# MB95410H/470H Series



Parameter	Value		Unit	Remarks		
Farameter	Min	Тур	Max	Unit	nemaiks	
Sector erase time (2 Kbyte sector)	—	0.2*1	0.5* <sup>2</sup>	s	The time of writing 00⊦ prior to erasure is excluded.	
Sector erase time (16 Kbyte sector)	—	0.5* <sup>1</sup>	7.5* <sup>2</sup>	s	The time of writing 00⊦ prior to erasure is excluded.	
Byte writing time	—	21	6100* <sup>2</sup>	μs	System-level overhead is excluded.	
Program/erase cycle	100000	_	—	cycle		
Power supply voltage at program/erase	3.0	_	5.5	V		
Flash memory data retention time	20* <sup>3</sup>	—	_	year	Average T <sub>A</sub> = +85°C	

# 6. Flash Memory Program/Erase Characteristics

\*1:  $T_A = +25^{\circ}C$ ,  $V_{CC} = 5.0$  V, 100000 cycles


\*2:  $T_A = +85^{\circ}C$ ,  $V_{CC} = 3.0$  V, 100000 cycles

\*3: This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85°C).




# SAMPLE CHARACTERISTICS







FUĬĨTSU












### • Input voltage characteristics


74





### • Output voltage characteristics

### • Pull-up characteristics





### ■ MASK OPTIONS


2	Reset	With dedicated reset input Without dedicated reset input	
1	Low-voltage detection reset	Without low-voltage detection reset	With low-voltage detection reset
	Selectable/Fixed	Fixed	
No.		MB95F478H	MB95F478K
	Part Number	MB95F476H	MB95F476K
		MB95F474H	MB95F474K
		MB95F418H	MB95F418K
		MB95F416H	MB95F416K
		MB95F414H	MB95F414K


### ■ ORDERING INFORMATION


Part Number	Package
MB95F414HPMC-G-SNE2 MB95F414KPMC-G-SNE2 MB95F416HPMC-G-SNE2 MB95F416KPMC-G-SNE2 MB95F418HPMC-G-SNE2 MB95F418KPMC-G-SNE2	80-pin plastic LQFP (FPT-80P-M37)
MB95F474HPMC1-G-SNE2 MB95F474KPMC1-G-SNE2 MB95F476HPMC1-G-SNE2 MB95F476KPMC1-G-SNE2 MB95F478HPMC1-G-SNE2 MB95F478KPMC1-G-SNE2	64-pin plastic LQFP (FPT-64P-M38)
MB95F474HPMC2-G-SNE2 MB95F474KPMC2-G-SNE2 MB95F476HPMC2-G-SNE2 MB95F476KPMC2-G-SNE2 MB95F478HPMC2-G-SNE2 MB95F478KPMC2-G-SNE2	64-pin plastic LQFP (FPT-64P-M39)



### PACKAGE DIMENSION









(Continued)

Downloaded from Arrow.com.







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

80

(Continued)






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

Downloaded from Arrow.com.

### ■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Details
1	—	Changed the family name. F <sup>2</sup> MC-8FX $\rightarrow$ New 8FX
49 to 51	<ul> <li>ELECTRICAL CHARACTERISTICS</li> <li>3. DC Characteristics</li> </ul>	Changed the values of the following power supply current parameters: lcc, lccs, lccl, lccls, lcct, lccmpll, lccmcr, lccscr, lccts, lcch, la, lv, lLvD.
52	<ul> <li>ELECTRICAL CHARACTERISTICS</li> <li>4. AC Characteristics</li> <li>(1) Clock Timing</li> </ul>	Changed the values of the clock frequency (FCRH).
64	<ul> <li>ELECTRICAL CHARACTERISTICS</li> <li>4. AC Characteristics</li> <li>(8) I<sup>2</sup>C Timing</li> </ul>	Changed the settings related to the machine clock shown in *2.
71 to 76	■ SAMPLE CHARACTERISTICS	Added "■ SAMPLE CHARACTERISTICS".





### FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 *http://jp.fujitsu.com/fsl/en/* 

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

#### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

#### **Asia Pacific**

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department