# 32-bit RISC Microcontroller

### CMOS

# FR30 MB91101 Series MB91101A

### DESCRIPTION

The MB91101 Series is a standard single-chip microcontroller constructed around the 32-bit RISC CPU (FR\* family) core with abundant I/O resources and bus control functions optimized for high-performance/ high-speed CPU processing for embedded controller applications. To support the vast memory space accessed by the 32-bit CPU, the MB91101A Series normally operates in the external bus access mode and executes instructions on the internal 1 Kbyte cache memory and 2 Kbytes RAM for enhanced performance.

The MB91101A Series is optimized for applications requiring high-performance CPU processing such as navigation systems, high-performance FAXs and printer controllers.

\*: FR, the abbreviation of FUJITSU RISC controller, is a line of products of Fujitsu Semiconductor Limited.

### FEATURES

#### FR CPU

- 32-bit RISC, load/store architecture, 5-stage pipeline
- Operating clock frequency: Internal 50 MHz/external 25 MHz (PLL used at source oscillation 12.5 MHz)
- General purpose registers: 32 bits  $\times$  16
- 16-bit fixed length instructions (basic instructions), 1 instruction/1 cycle
- Memory to memory transfer, bit processing, barrel shifter processing: Optimized for embedded applications
- Function entrance/exit instructions, multiple load/store instructions of register contents, instruction systems supporting high level languages
- Register interlock functions, efficient assembly language coding
- Branch instructions with delay slots: Reduced overhead time in branch executions

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/

Copyright©2003-2011 FUJITSU SEMICONDUCTOR LIMITED All rights reserved 2011.1



- Internal multiplier/supported at instruction level Signed 32-bit multiplication: 5 cycles Signed 16-bit multiplication: 3 cycles
- Interrupt (push PC and PS): 6 cycles, 16 priority levels

#### External bus interface

- Clock doubler: Internal 50 MHz, external bus 25 MHz operation
- 25-bit address bus (32 Mbytes memory space)
- 8/16-bit data bus
- Basic external bus cycle: 2 clock cycles
- Chip select outputs for setting down to a minimum memory block size of 64 Kbytes: 6
- Interface supported for various memory technologies DRAM interface (area 4 and 5)
- Automatic wait cycle insertion: Flexible setting, from 0 to 7 for each area
- Unused data/address pins can be configured as input/output ports.
- Little endian mode supported (Select 1 area from area 1 to 5)

#### **DRAM** interface

- 2 banks independent control (area 4 and 5)
- Normal mode (double CAS DRAM)/high-speed page mode (single CAS DRAM)/Hyper DRAM
- Basic bus cycle: Normally 5 cycles, 2-cycle access possible in high-speed page mode
- Programmable waveform: Automatic 1-cycle wait insertion to RAS and CAS cycles
- DRAM refresh CBR refresh (interval time configurable by 6-bit timer) Self-refresh mode
- Supports 8/9/10/12-bit column address width
- 2CAS/1WE, 2WE/1CAS selective

#### Cache memory

- 1-Kbyte instruction cache memory
- 32 block/way, 4 entry(4 word)/block
- · 2 way set associative
- Lock function: For specific program code to be resident in cashe memory

#### DMA controller (DMAC)

- 8 channels
- Transfer incident/external pins/internal resource interrupt requests
- Transfer sequence: Step transfer/block transfer/burst transfer/continuous transfer
- Transfer data length: 8 bits/16 bits/32 bits selective
- NMI/interrupt request enables temporary stop operation.

#### UART

- 3 independent channels
- Full-duplex double buffer
- Data length: 7 bits to 9 bits (non-parity), 6 bits to 8 bits (parity)
- Asynchronous (start-stop system), CLK-synchronized communication selective
- Multi-processor mode
- Internal 16-bit timer (U-TIMER) operating as a proprietary baud rate generator: Generates any given baud rate
- External clock can be used as a transfer clock.
- Error detection: Parity, frame, overrun

(Continued)

2

#### (Continued)

#### 10-bit A/D converter (successive approximation conversion type)

- 10-bit resolution, 4 channels
- Successive approximation type: Conversion time of 5.6  $\mu s$  at 25 MHz
- Internal sample and hold circuit
- Conversion mode: Single conversion/scanning conversion/repeated conversion/stop conversion selective
- Start: Software/external trigger/internal timer selective

#### 16-bit reload timer

- 3 channels
- Internal clock: 2 clock cycle resolution, divide by 2/8/32 selective

#### Other interval timers

- 16-bit timer: 3 channels (U-TIMER)
- PWM timer: 4 channels
- Watchdog timer: 1 channel

#### Bit search module

First bit transition "1" or "0" from MSB can be detected in 1 cycle.

#### Interrupt controller

- External interrupt input: Non-maskable interrupt (NMI), normal interrupt × 4 (INT0 to INT3)
- Internal interrupt incident:UART, DMA controller (DMAC), A/D converter, U-TIMER and delayed interrupt module
- Priority levels of interrupts are programmable except for non-maskable interrupt (in 16 steps).

#### Others

- Reset cause: Power-on reset/hardware standby/watchdog timer/software reset/external reset
- Low-power consumption mode: Sleep mode/stop mode
- Clock control

Gear function: Operating clocks for CPU and peripherals are independently selective.

Gear clock can be selected from 1/1, 1/2, 1/4 and 1/8 (or 1/2, 1/4, 1/8 and 1/16).


However, operating frequency for peripherals is less than 25 MHz.

- Packages: LQFP-100 and QFP-100
- CMOS technology (0.35 μm)
- · Power supply voltage
  - 5 V: CPU power supply 5.0 V ±10% (internal regulator)

A/D power supply 2.7 V to 3.6 V


3 V: CPU power supply 2.7 V to 3.6 V (without internal regulator) A/D power supply 2.7 V to 3.6 V

#### ■ PIN ASSIGNMENT









### ■ PIN DESCRIPTION

Pin no.			Circuit	Description			
LQFP*1	QFP*2	Pin name	type	Description			
		D16 to D23		Bit 16 to bit 23 of external data bus			
25 to 32	28 to 35	P20 to P27	С	Can be configured as I/O ports when external data bus width is set to 8-bit.			
33 to 39, 41	36 to 42, 44	D24 to D30, D31	С	Bit 24 to bit 31 of external data bus			
42, 44 to 58	45, 47 to 61	A00, A01 to A15	F	Bit 00 to bit 15 of external address bus			
59 to 64, 66,	62 to 67, 69,	A16 to A21, A22, A23	F	Bit 16 to bit 23 of external address bus			
67	70	P60 to P65, P66, P67	I	Can be configured as I/O ports when not used as address bus.			
		A24		Bit 24 of external address bus			
68	71	EOP0	L	Can be configured as DMAC EOP output (ch. 0) when DMAC EOP output is enabled.			
19	22	RDY	С	External ready input Inputs "0" when bus cycle is being executed and not completed.			
		P80		Can be configured as a port when RDY is not used.			
20	23	BGRNT	F	External bus release acknowledge output Outputs "L" level when external bus is released.			
		P81		Can be configured as a port when $\overline{\text{BGRNT}}$ is not used.			
21	24	BRQ	С	External bus release request input Inputs "1" when release of external bus is required.			
		P82		Can be configured as a port when BRQ is not used.			
22	25	RD	L	Read strobe output pin for external bus			
23	26	WRO	L	Write strobe output pin for external bus Relation between control signals and effective byte locations is as follows:			
				16-bit bus width 8-bit bus width			
				D15 to D08 WR0 WR0			
				D07 to D00 WR1 (I/O port enabled)			
24	27	WR1	F	WR1 is High-Z during resetting. Attach an external pull-up resister when using at 16-bit bus width.			
		P85		Can be configured as a port when $\overline{WR1}$ is not used.			

\*1: FPT-100P-M20

\*2: FPT-100P-M06

(Continued)

6

Pin	Pin no.		Circuit	Description		
LQFP*1	QFP*2	Pin name	type	Description		
11	14	CS0	L	Chip select 0 output ("L" active)		
10	10	CS1		Chip select 1 output ("L" active)		
10     13     F       PA1     Can be configured as a port v       CS2     Chip select 2 output ("I " active		Can be configured as a port when $\overline{CS1}$ is not used.				
0	9 12 F CS2 Chip select 2 output ("L" active)		Chip select 2 output ("L" active)			
9	9 12 -			Can be configured as a port when $\overline{CS2}$ is not used.		
		CS3		Chip select 3 output ("L" active)		
8	11	PA3	F	Can be configured as a port when $\overline{\text{CS3}}$ and EOP1 are not used.		
0		EOP1		EOP output pin for DMAC (ch. 1) This function is available when EOP output for DMAC is en- abled.		
7 10		CS4	- F	Chip select 4 output ("L" active)		
/	10	PA4		Can be configured as a port when $\overline{CS4}$ is not used.		
6	9	CS5	- F	Chip select 5 output ("L" active)		
0	9	PA5		Can be configured as a port when $\overline{CS5}$ is not used.		
5 8		CLK	F	System clock output Outputs clock signal of external bus operating frequency.		
		PA6		Can be configured as a port when CLK is not used.		
96	96 99		F	RAS output for DRAM bank 0 Refer to the DRAM interface for details.		
		PB0		Can be configured as a port when RAS0 is not used.		
97	100	CS0L	F	CASL output for DRAM bank 0 Refer to the DRAM interface for details.		
		PB1		Can be configured as a port when CS0L is not used.		
98	1	CS0H	F	CASH output for DRAM bank 0 Refer to the DRAM interface for details.		
		PB2		Can be configured as a port when CS0H is not used.		
99	2	DW0	F	WE output for DRAM bank 0 ("L" active) Refer to the DRAM interface for details.		
		PB3	1	Can be configured as a port when $\overline{DW0}$ is not used.		
		RAS1	RAS1	RAS output for DRAM bank 1 Refer to the DRAM interface for details.		
100	3	PB4	F	Can be configured as a port when RAS1 and EOP2 are not used.		
		EOP2		DMAC EOP output (ch. 2) This function is available when DMAC EOP output is enabled.		

\*1: FPT-100P-M20

\*2: FPT-100P-M06

Pin	no.	L	Circuit		
LQFP*1	QFP*2	Pin name	type	Description	
		CS1L		CASL output for DRAM bank 1 Refer to the DRAM interface for details.	
		PB5		Can be configured as a port when CS1L and DREQ2 are not used.	
1	4	DREQ2	F	External transfer request input pin for DMA This pin is used for input when external trigger is selected to cause DMAC operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
		CS1H		CASH output for DRAM bank 1 Refer to the DRAM interface for details.	
2	5	PB6	F	Can be configured as a port when CS1H and DACK2 are not used.	
L	5	DACK2		External transfer request acknowledge output pin for DMAC (ch. 2) This function is available when transfer request output for DMAC is enabled.	
3 6		DW1	F	WE output for DRAM bank 1 ("L" active) Refer to the DRAM interface for details.	
		PB7		Can be configured as a port when $\overline{DW1}$ is not used.	
16 to 18	o 18 19 to 21 MD0 to MD2		G	Mode pins 0 to 2 MCU basic operation mode is set by these pins. Directly connect these pins with $V_{CC}$ or $V_{SS}$ for use.	
92	95	X0	Α	Clock (oscillator) input	
91	94	X1	Α	Clock (oscillator) output	
14	17	RST	В	External reset input	
13	16	HST	Н	Hardware standby input ("L" active)	
12	15	NMI	Н	NMI (non-maskable interrupt pin) input ("L" active)	
95, 98, 94 97				F	External interrupt request input pins These pins are used for input during corresponding interrupt is en- abled, and it is necessary to disable output for other functions from these pins unless such output is made intentionally.
			-	Can be configured as I/O ports when INT0, INT1 are not used.	
		INT2		External interrupt request input pin This pin is used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
89	92	SC1	F	Clock I/O pin for UART1 Clock output is available when clock output of UART1 is enabled.	
		PE2		Can be configured as the I/O port when INT2 and SC1 are not used. This function is available when UART1 clock output is disabled.	

\*1: FPT-100P-M20

\*2: FPT-100P-M06

Pin	no.	Pin	Circuit	Description
LQFP*1	QFP*2	name	type	Description
00	01	INT3	F	External interrupt request input pin This pin is used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.
88	88 91			UART2 clock I/O pin Clock output is available when UART2 clock output is enabled.
		PE3		Can be configured as the I/O port when INT3 and SC2 are not used. This function is available when UART2 clock output is disabled.
87, 86			F	External transfer request input pins for DMA These pins are used for input when external trigger is selected to cause DMAC operation, and it is necessary to disable output for other functions from these pins unless such output is made inten- tionally.
				Can be configured as I/O ports when DREQ0, DREQ1 are not used.
95	85 88		F	External transfer request acknowledge output pin for DMAC (ch. 0) This function is available when transfer request output for DMAC is enabled.
65				Can be configured as the I/O port when DACK0 is not used. This function is available when transfer request acknowledge out- put for DMAC or DACK0 output is disabled.
94	84 87 DACK1 PE7		F	External transfer request acknowledge output pin for DMAC (ch. 1) This function is available when transfer request output for DMAC is enabled.
04				Can be configured as the I/O port when DACK1 is not used. This function is available when transfer request output for DMAC or DACK1 output is disabled.
		SIO		UART0 data input pin This pin is used for input during UART0 is in input operation, and it is necessary to disable output for other functions from this pin un- less such output is made intentionally.
76	79	TRG0	F	PWM timer external trigger input pin This pin is used for input during PWM timer external trigger is in in- put operation, and it is necessary to disable output for other func- tions from this pin unless such output is made intentionally.
		PF0		Can be configured as the I/O port when SI0 and TRG0 are not used.

\*1: FPT-100P-M20

\*2: FPT-100P-M06

Pin	no.	Pin	Circuit	Description		
LQFP*1	QFP*2	name	type	Description		
				UART0 data output pin This function is available when UART0 data output is enabled.		
77	80	TRG1	F	PWM timer external trigger input pin This function is available when serial data output of PF1, UART0 are disabled.		
		PF1		Can be configured as the I/O port when SO0 and TRG1 are not used. This function is available when serial data output of UART0 is dis- abled.		
		SC0		UART0 clock I/O pin Clock output is available when UART0 clock output is enabled.		
78	81	OCPA3	F	PWM timer output pin This function is available when PWM timer output is enabled.		
		PF2		Can be configured as the I/O port when SC0 and OCPA3 are not used. This function is available when UART0 clock output is disabled.		
		SI1	F	UART1 data input pin This pin is used for input during UART1 is in input operation, and it is necessary to disable output for other functions from this pin un- less such output is made intentionally.		
79	82	TRG2		PWM timer external trigger input pin This pin is used for input during PWM timer external trigger is in in- put operation, and it is necessary to disable output for other func- tions from this pin unless such output is made intentionally.		
		PF3		Can be configured as the I/O port when SI1 and TRG2 are not used.		
		SO1		UART1 data output pin This function is available when UART1 data output is enabled.		
80	) 83	83	TRG3	F	PWM timer external trigger input pin This function is available when PF4, UART1 data outputs are dis- abled.	
		PF4		Can be configured as the I/O port when SO1 and TRG3 are not used. This function is available when UART1 data output is disabled.		
		SI2	_	UART2 data input pin This pin is used for input during UART2 is in input operation, and it is necessary to disable output for other functions from this pin un- less such output is made intentionally.		
81	84	OCPA1	F	PWM timer output pin This function is available when PWM timer output is enabled.		
		PF5		Can be configured as the I/O port when SI2 and OCPA1 are not used.		

\*1: FPT-100P-M20

\*2: FPT-100P-M06

(Continued)

Pin	no.	Din roma	Circuit	Deseriation	
LQFP*1	QFP*2	Pin name	type	Description	
		SO2		UART2 data output pin This function is available when UART2 data output is enabled.	
82	85	OCPA2	F	PWM timer output pin This function is available when PWM timer output is enabled.	
		PF6		Can be configured as the I/O port when SO2 and OCPA2 are not used. This function is available when UART2 data output is disabled.	
		OCPA0		PWM timer output pin This function is available when PWM timer output is enabled.	
83	86	PF7	F	Can be configured as the I/O port when OCPA0 and ATG are not used. This function is available when PWM timer output is disabled.	
63 66		ATG	·	External trigger input pin for A/D converter This pin is used for input when external trigger is selected to cause A/D converter operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
72 to 75	75 to 78	AN0 to AN3	D	Analog input pins of A/D converter	
69	72	AVcc	_	Power supply pin (Vcc) for A/D converter	
70	73	AVRH		Reference voltage input (high) for A/D converter Make sure to turn on and off this pin with potential of AVRH or more applied to $AV_{CC}$ .	
71	74	AVss / AVRL	_	Power supply pin (Vss) for A/D converter and reference voltage input pin (low) $% \mathcal{O}(\mathcal{O}(\mathcal{O}(\mathcal{O}(\mathcal{O}(\mathcal{O}(\mathcal{O}(\mathcal{O}($	
43, 93	46, 96	Vcc5	_	5 V power supply pin (Vcc) for digital circuit Always two pins must be connected to the power supply (connect to 3 V power supply when operating at 3 V).	
4	7	Vcc3	_	Bypass capacitor pin for internal capacitor. Also connect this pin to 3 V power supply when operating at 3 V.	
15, 40, 65, 90	18, 43, 68, 93	Vss		Earth level (Vss) for digital circuit	

\*1: FPT-100P-M20

\*2: FPT-100P-M06


Note: In most of the above pins, I/O ports and resource I/O are multiplexed, e.g. P82 and BRQ. In case of conflict between output of I/O ports and resource I/O, priority is always given to the output of resource I/O.

### ■ DRAM CONTROL PIN

Pin name	Data bus 1	6-bit mode	Data bus 8-bit mode	Remarks
Pin name	2CAS/1WR mode	1CAS/2WR mode	_	Remarks
RAS0	Area 4 RAS	Area 4 RAS	Area 4 RAS	Correspondence of "L",
RAS1	Area 5 RAS	Area 5 RAS	Area 5 RAS	"H" to lower address 1 bit (A0) in data bus 16-
CS0L	Area 4 CASL	Area 4 CAS	Area 4 CAS	bit mode "L": "0"
CS0H	Area 4 CASH	Area 4 WEL	Area 4 CAS	"H": "1" CASL:CAS which A0
CS1L	Area 5 CASL	Area 5 CAS	Area 5 CAS	corresponds to "0" area CASH:CAS which A0
CS1H	Area 5 CASH	Area 5 WEL	Area 5 CAS	corresponds to "1" area WEL: WE which A0 cor-
DW0	Area 4 WE	Area 4 WEH	Area 4 WE	responds to "0" area
DW1	Area 5 WE	Area 5 WEH	Area 5 WE	responds to "1" area



#### ■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
F	P-ch Digital output R N-ch Digital output TTT Digital output TTT Digital input Standby control signal	<ul> <li>CMOS level output</li> <li>CMOS level Hysteresis input With standby control</li> </ul>
G	P-ch R S N-ch 7/77 7/77 Digital input	CMOS level input Without standby control
Н	P-ch R N-ch 777 777 Digital input	CMOS level Hysteresis input Without standby control
L	P-ch Digital output	CMOS level output

### ■ HANDLING DEVICES

#### 1. Preventing Latchup

In CMOS ICs, applying voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  to input/output pin or applying voltage over rating across  $V_{CC}$  and  $V_{SS}$  may cause latchup.

This phenomenon rapidly increases the power supply current, which may result in thermal breakdown of the device. Make sure to prevent the voltage from exceeding the maximum rating.

Take care that the analog power supply (AV $_{CC}$ , AVRH) and the analog input do not exceed the digital power supply (V $_{CC}$ ) when the analog power supply turned on or off.

#### 2. Treatment of Unused Pins

Unused pins left open may cause malfunctions. Make sure to connect them to pull-up or pull-down resistors.


#### 3. External Reset Input

It takes at least 5 machine cycle to input "L" level to the RST pin and to ensure inner reset operation properly.

#### 4. Remarks for External Clock Operation

When external clock is selected, supply it to X0 pin generally, and simultaneously the opposite phase clock to X0 must be supplied to X1 pin. However, in this case the stop mode must not be used (because X1 pin stops at "H" output in stop mode).

And it can be used to supply only to X0 pin with 5 V power supply at 12.5 MHz and less than.




#### 5. Power Supply Pins

When there are several V<sub>cc</sub> and V<sub>ss</sub> pins, each of them is equipotentially connected to its counterpart inside of the device, minimizing the risk of malfunctions such as latch up. To further reduce the risk of malfunctions, to prevent EMI radiation, to prevent strobe signal malfunction resulting from creeping-up of ground level and to observe the total output current standard, connect all V<sub>cc</sub> and V<sub>ss</sub> pins to the power supply or GND. It is preferred to connect V<sub>cc</sub> and V<sub>ss</sub> of the MB91101 Series to power supply with minimal impedance possible.

It is also recommended to connect a ceramic capacitor as a bypass capacitor of about 0.1  $\mu$ F between V<sub>CC</sub> and V<sub>SS</sub> at a position as close as possible to the MB91101 Series.

The MB91101 Series has an internal regulator. When using with 5 V power supply, supply 5 V to Vcc5 pin and make sure to connect about 0.1  $\mu$ F bypass capacitor to Vcc3 pin for regulator. And another 3 V power supply is needed for the A/D convertor. When using with 3 V power supply, connect both Vcc5 pin and Vcc3 pin to the 3 V power supply.



### 6. Crystal Oscillator Circuit

Noises around X0 and X1 pins may cause the malfunction of the MB91101 Series. In designing the PC board, layout X0 and X1 pins, crystal oscillator (or ceramic oscillator) and bypass capacitor for grounding as close as possible.

It is strongly recommended to design PC board so that X1 and X0 pins are surrounded by grounding area for stable operation.

#### 7. Turning-on Sequence of A/D Converter Power Supply and Analog Input

Make sure to turn on the digital power supply (Vcc) before turning on the A/D converter (AVcc, AVRH) and applying voltage to analog input (AN0 to AN3).

Make sure to turn off digital power supply after power supply to A/D converters and analog inputs have been switched off. (There are no such limitations in turning on power supplies. Analog and digital power supplies may be turned on simultaneously.) Make sure that AVRH never exceeds AV<sub>CC</sub> when turning on/off power supplies.

#### 8. Fluctuation of Power Supply Voltage

Warranty range for normal operation against fluctuation of power supply voltage  $V_{CC}$  is as given in rating. However, sudden fluctuation of power supply voltage within the warranty range may cause malfunctions. It is recommended to make every effort to stabilize the power supply voltage to IC. It is also recommended that by controlling power supply as a reference of stabilizing,  $V_{CC}$  ripple fluctuation (P-P value) at the commercial frequency (50 Hz to

60 Hz) should be less than 10% of the standard Vcc value and the transient regulation should be less than 0.1 V/ms at instantaneous deviation like turning off the power supply.

#### 9. Mode Setting Pins (MD0 to MD2)

Connect mode setting pins (MD0 to MD2) directly to  $V_{\mbox{\tiny CC}}$  or  $V_{\mbox{\tiny SS}}.$ 


Arrange each mode setting pin and Vcc or Vss patterns on the printed circuit board as close as possible and make the impedance between them minimal to prevent mistaken entrance to the test mode caused by noises.



16

#### 10. Internal DC Regulator

Internal DC regulator stops in stop mode. When the regulator stops owing to the increase of inner leakage current (ICCH) in stop mode, malfunction caused by noise or any troubles about power supply in normal operation, the internal 3 V power supply voltage may decrease less than the warranty range for normal operation. So when using the internal regulator and stop mode with 5 V power supply, never fail to support externally so that 3 V power supply voltage might not decrease. However, even in such a case, the internal regulator can be restarted by inputting the reset procedure. (In this case, set the reset to "L" level within the oscillation stabilizing waiting time.)



#### 11. Pin Condition at Turning on the Power Supply

The pin condition at turning on the power supply is unstable. The circuit starts being initialized after turning on the power supply and then starting oscillation and then the operation of the internal regulator becomes stable. So it takes about 42 ms for the pin to be initialized from the oscillation starting at the source oscillation 12.5 MHz. Take care that the pin condition may be output condition at initial unstable condition. (With the MB91101A, however, initalization can be achieved in less than about 42 ms after turning on the internal power supply by maintaining the  $\overline{RST}$  pin at "L" level.)

#### 12. Source Oscillation Input at Turning on the Power Supply

At turning on the power supply, never fail to input the clock before cancellation of the oscillation stabilizing waiting.

#### 13. Hardware Stand-by at Turning on the Power Supply

When turning on the power supply with the  $\overline{\text{HST}}$  pin being set to "L" level, the hardware does not stand by. However the  $\overline{\text{HST}}$  pin becomes available after the reset cancellation, the  $\overline{\text{HST}}$  pin must once be back to "H" level.

#### 14. Power on Reset

Make sure to make power on reset at turning on the power supply or returning on the power supply when the power supply voltage is below the warranty range for normal operation.

#### 15. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self oscillating circuit evevn when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.


#### 16. Watchdog timer function

The watchdog timer supported by the FR family monitors the program that performs the reset delay operation for a specified time. If the program hangs up and the reset delay operation is not performed, the watchdog timer resets the CPU. Therefore, once the watchdog timer is enabled, operation continues until the CPU is reset.

As an exception, a reset delay automatically occurs if the CPU stops program execution.

DS07-16301-6E

#### ■ BLOCK DIAGRAM



### ■ CPU CORE

#### 1. Memory Space

The FR family has a logical address space of 4 Gbytes (2<sup>32</sup> addesses) and the CPU linearly accesses the memory space.

Memory space	
Address 0000 0000H	External ROM/external bus mode
0000 0400H	I/O area See "■ I/O MAP"
0000 0800 <sub>H</sub>	Access inhibited
0000 1000⊦ 0000 1800⊦	Embedded RAM
	Access inhibited
0001 0000 <b>н</b>	
	External area
FFF FFFH	

#### • Direct addressing area

The following areas on the memory space are assigned to direct addressing area for I/O. In these areas, an address can be specified in a direct operand of a code.

Direct areas consists of the following areas dependent on accessible data sizes.

Byte data access: 000H to 0FFH

Half word data access: 000  $\!\!\!\!\!\!\!\!\!\!$  to 1FF  $\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$ 

Word data access: 000H to 3FFH

#### 2. Registers

Γ

The FR family has two types of registers; dedicated registers embedded on the CPU and general-purpose registers on memory.

#### · Dedicated registers

Program counter (PC): 32-bit length, indicates the location of the instruction to be executed. 32-bit length, register for storing register pointer or condition codes Program status (PS): Table base register (TBR): Holds top address of vector table used in EIT (Exceptional/Interrupt/Trap) processing. Return pointer (RP):

Holds address to resume operation after returning from a subroutine.

System stack pointer (SSP): Indicates system stack space.


User's stack pointer (USP): Indicates user's stack space.

Multiplication/division result register (MDH/MDL): 32-bit length, register for multiplication/division

<ul> <li>32 bits —</li> </ul>	<b></b> ►	Initial value				
PC	Program counter	XXXX XXXXH	Indeterminat			
PS	Program status					
TBR	Table base register	000F FC00H				
RP	Return pointer	XXXX XXXXH	Indeterminat			
SSP	System stack pointer	0000 0000 н				
USP	User's stack pointer	XXXX XXXXH	Indeterminate			
MDH	Multiplication/division result	XXXX XXXXH	Indeterminat			
MDL	register	XXXX XXXXH	Indeterminat			

#### • Program status (PS)

The PS register is for holding program status and consists of a condition code register (CCR), a system condition code register (SCR) and an interrupt level mask register (ILM).



#### • Condition code register (CCR)

- S-flag: Specifies a stack pointer used as R15.
- I-flag: Controls user interrupt request enable/disable.
- N-flag: Indicates sign bit when division result is assumed to be in the 2's complement format.
- Z-flag: Indicates whether or not the result of division was "0".
- V-flag: Assumes the operand used in calculation in the 2's complement format and indicates whether or not overflow has occurred.
- C-flag: Indicates if a carry or borrow from the MSB has occurred.

#### • System condition code register (SCR)


T-flag: Specifies whether or not to enable step trace trap.

- Interrupt level mask register (ILM)
  - ILM4 to ILM0: Register for holding interrupt level mask value. The value held by this register is used as a level mask. When an interrupt request issued to the CPU is higher than the level held by ILM, the interrupt request is accepted.

ILM4	ILM3	ILM2	ILM1	ILMO	Interrupt level	High-low
0	0	0	0	0	0	High
		:			:	
		:			:	
0	1	0	0	0	15	
		:			:	
		:			:	+
1	1	1	1	1	31	Low

### ■ GENERAL-PURPOSE REGISTERS

R0 to R15 are general-purpose registers embedded on the CPU. These registers functions as an accumulator and a memory access pointer (field for indicating address).



Of the above 16 registers, following registers have special functions. To support the special functions, part of the instruction set has been sophisticated to have enhanced functions.

R13: Virtual accumulator (AC) R14: Frame pointer (FP)

R15: Stack pointer (SP)

Upon reset, values in R0 to R14 are not fixed. Value in R15 is initialized to be 0000 0000H (SSP value).

### ■ SETTING MODE

#### 1. Pin


Mode setting pins and modes

Mode	Mode setting pins		Mode name	Reset vector	External data	Bus mode	
MD2	MD1	MD0	woue name	access area	bus width	Bus mode	
0	0	0	External vector mode 0	External	8 bits	External ROM/external	
0	0	1	External vector mode 1	External	16 bits	bus mode	
0	1	0	_	—	—	Inhibited	
0	1	1	Internal vector mode	Internal	(Mode register)	Single-chip mode*	
1	_		—	—		Inhibited	

\*: The MB91101 Series does not support single-chip mode.

#### 2. Registers

#### • Mode setting registers (MODR) and modes



#### • Bus mode setting bits and functions

M1	МО	Functions	Remarks
0	0	Single-chip mode	
0	1	Internal ROM/external bus mode	
1	0	External ROM/external bus mode	
1	1	—	Inhibited

Note: Because of not having internal ROM, the MB91101 Series allows "10B" setting value only.

### ■ I/O MAP

Address	Abbreviation	Register name	Read/write	Initial value		
0000н		(Reserved)	,			
<b>0001</b> н	PDR2	Port 2 data register	R/W	XXXXXXXXB		
0002н to 0004н		(Reserved)				
0005н	PDR6	Port 6 data register	R/W	XXXXXXXXB		
0006н		(Decenved)	1			
0007н		(Reserved)				
0008н	PDRB	Port B data register	R/W	XXXXXXXXB		
0009н	PDRA	Port A data register	R/W	_ XXXXXX _B		
000Ан		(Reserved)	1			
000Вн	PDR8	Port 8 data register	R/W	XXXXB		
000Сн to 0011н	(Reserved)					
0012н	PDRE	Port E data register	R/W	XXXXXXXXB		
0013н	PDRF	Port F data register	R/W	XXXXXXXXB		
0014н to 001Вн		(Reserved)				
001Cн	SSR0	Serial status register 0	R/W	00001_00в		
001Dн	SIDR0/SODR0	Serial input register 0/serial output register 0	R/W	XXXXXXXXB		
<b>001E</b> н	SCR0	Serial control register 0	R/W	00000100в		
001Fн	SMR0	Serial mode register 0	R/W	0000_		
0020н	SSR1	Serial status register 1	R/W	00001_00в		
0021н	SIDR1/SODR1	Serial input register 1/serial output register 1	R/W	XXXXXXXXB		
0022н	SCR1	Serial control register 1	R/W	00000100в		
0023н	SMR2	Serial mode register 1	R/W	0000_в		
0024н	SSR2	Serial status register 2	R/W	00001_00в		
0025н	SIDR2/SODR2	Serial input register 2/serial output register 2	R/W	XXXXXXXXB		
0026н	SCR2	Serial control register 2	R/W	00000100в		
0027н	SMR2	Serial mode register 2	R/W	0000в		

(Continued)

24

Address	Abbreviation	Register name	Read/write	Initial value			
0028н			147	XXXXXXXXB			
0029н	TMRLR0	16-bit reload register ch. 0	W	XXXXXXXXB			
<b>002А</b> н			D	XXXXXXXXB			
<b>002В</b> н	TMR0	16-bit timer register ch. 0	R	XXXXXXXXB			
<b>002С</b> н		(Decenved)					
002Dн	-	(Reserved)					
<b>002Е</b> н	TMCSR0	16-bit reload timer control status register	R/W	0000в			
<b>002F</b> н	TMCSRU	ch. 0	m/ vv	00000000			
0030н			147	XXXXXXXXB			
<b>0031</b> н	TMRLR1	16-bit reload register ch. 1	W	XXXXXXXXB			
0032H		10 hit timer verieter ob 1	Р	XXXXXXXXB			
0033н	TMR1	16-bit timer register ch. 1	R	XXXXXXXXB			
0034н	(Pesenved)						
0035н		(Reserved)					
0036н	TMCSR1	16-bit reload timer control status register	R/W	0000в			
0037н	TNICSRT	ch. 1		00000000			
0038н	ADCR	A/D convertor data register	R	XХв			
0039н	ADCH	A/D converter data register	n	XXXXXXXXB			
<b>003А</b> н	ADCS	A/D convertor control status register	R/W	00000000			
003Вн	ADCS	A/D converter control status register	n/ vv	00000000			
003Сн	TMRLR2	16 bit relead register ob 2	W	XXXXXXXXB			
003Dн		16-bit reload register ch. 2	VV	XXXXXXXXB			
003Eн	TMR2	16 bit timer register ob 2	R	XXXXXXXXB			
003Fн		16-bit timer register ch. 2	n	XXXXXXXXB			
0040н		(Reserved)					
<b>0041</b> н		(neserveu)					
0042н	TMCSR2	16-bit reload timer control status register	R/W	0000 <sub>B</sub>			
0043н		ch. 2	I 1/ VV	00000000			
0044н to 0077н		(Reserved)		(Continued)			

Address	Abbreviation	Register name	Read/write	Initial value			
0078н			DAA	000000000			
<b>0079</b> н	UTIM0/UTIMR0	U-TIMER register ch. 0/reload register ch. 0	R/W	00000000			
007Ан							
007Вн	UTIMC0	U-TIMER control register ch. 0	R/W	00001в			
007Сн	UTIM1/UTIMR1	U-TIMER register ch. 1/reload register ch. 1	R/W	0 0 0 0 0 0 0 0 0 <sub>B</sub>			
007Dн				00000000 <sub>B</sub>			
<b>007Е</b> н		(Reserved)					
<b>007F</b> н	UTIMC1	U-TIMER control register ch. 1	R/W	00001в			
0080н	UTIM2/UTIMR2	LI TIMEP register of 2/relead register of 2	R/W	00000000			
<b>0081</b> н		U-TIMER register ch. 2/reload register ch. 2		00000000			
0082н		(Reserved)					
0083н	UTIMC2	U-TIMER control register ch. 2	R/W	00001в			
0084н to 0093н	(Reserved)						
0094н	EIRR	External interrupt cause register	R/W	00000000			
0095н	ENIR	Interrupt enable register	R/W	00000000			
0096н to 0098н		(Reserved)					
<b>0099</b> н	ELVR	External interrupt request level setting regis- ter	R/W	000000000			
009Ан to 00D1н		(Reserved)					
00D2н	DDRE	Port E data direction register	W	00000000B			
00D3н	DDRF	Port F data direction register	W	0 0 0 0 0 0 0 0 0 <sub>B</sub>			
00D4н to 00DBн	(Reserved)						
00DCH				00110010 <sub>B</sub>			
00DDH	GCN1	General control register 1	R/W	0 0 0 1 0 0 0 0 <sub>B</sub>			
00DEH		(Reserved)	r				
00DFH	GCN2	General control register 2	R/W	00000000			

Address	Abbreviation	Register name	Read/write	Initial value
00E0н	DTMDO		<b>D</b>	1 1 1 1 1 1 1 1 <sub>B</sub>
00E1н	PTMR0	Ch. 0 timer register	R	1 1 1 1 1 1 1 1 <sub>B</sub>
00E2н	DOODO		147	XXXXXXXXB
00E3н	PCSR0	Ch. 0 cycle setting register	W	XXXXXXXXB
00E4H			147	XXXXXXXXB
00E5н	PDUT0	Ch. 0 duty setting register	W	XXXXXXXXB
00E6н	PCNH0	Ch. 0 control status register H	R/W	000000_в
00E7н	PCNL0	Ch. 0 control status register L	R/W	00000000
00E8н	PTMR1	Ch. 1 times serietes	Р	1 1 1 1 1 1 1 1 <sub>B</sub>
00E9н	PIMRI	Ch. 1 timer register	R	1 1 1 1 1 1 1 1 <sub>B</sub>
00EAн	DOOD1	Ch. 1 avela acting register	14/	XXXXXXXXB
00EBн	PCSR1	Ch. 1 cycle setting register	W	XXXXXXXXB
00ECн	PDUT1	Ch. 1 duty acting register	14/	XXXXXXXXB
00EDH	PDUTT	Ch. 1 duty setting register W		XXXXXXXXB
<b>00ЕЕ</b> н	PCNH1	Ch. 1 control status register H	R/W	000000_в
00EFн	PCNL1	Ch. 1 control status register L	R/W	00000000
00F0н	PTMR2		R	1 1 1 1 1 1 1 1 <sub>B</sub>
00F1н		Ch. 2 timer register	n	1 1 1 1 1 1 1 1 <sub>B</sub>
00F2н	PCSR2	Ch. 2 cycle setting register	W	XXXXXXXXB
00F3н	FUONZ		vv	XXXXXXXXB
00F4н	PDUT2	Ch. 2 duty patting register	W	XXXXXXXXB
00F5н	FDUIZ	Ch. 2 duty setting register	vv	XXXXXXXXB
00F6н	PCNH2	Ch. 2 control status register H	R/W	000000_в
00F7н	PCNL2	Ch. 2 control status register L	R/W	00000000
00F8н		Ch. 2 timer register	Р	1 1 1 1 1 1 1 1 <sub>B</sub>
00F9н	PTMR3	Ch. 3 timer register	R	1 1 1 1 1 1 1 1 <sub>B</sub>
00FAн	DCCD2	Ch. 2 sycle patting register	۱۸/	XXXXXXXXB
00FBн	PCSR3	Ch. 3 cycle setting register	W	XXXXXXXXB
00FCн		Ch. 2 duty potting register	147	XXXXXXXXB
00FDн	PDUT3	Ch. 3 duty setting register	W	XXXXXXXXB
00FEн	PCNH3	Ch. 3 control status register H	R/W	000000_в
00FFн	PCNL3	Ch. 3 control status register L	R/W	00000000
	1		(Continued)	

		Register name	Read/write	Initial value
0100⊦ to		(Reserved)		
01FFн		(neseiveu)		
0200н				XXXXXXXXB
0201н	חחחח	DMAC percenter descriptor pointer	R/W	XXXXXXXXB
0202н		DMAC parameter descriptor pointer	H/ VV	XXXXXXXXB
0203н				ХООООООВ
0204н				00000000
0205н	DACSR	DMAC control status register	R/W	00000000
0206н	DACON	DMAC control status register	n/ vv	00000000
0207н				00000000
0208н				XXXXXXXXB
0209н	DATCR	DMAC pin control register	R/W	XXXX 0 0 0 0 <sub>B</sub>
020Ан	DATCH		10/00	XXXX 0 0 0 0 <sub>B</sub>
020Вн				XXXX 0 0 0 0 <sub>B</sub>
020Сн		· · · · · · · · · · · · · · · · · · ·		
to 03E3⊦		(Reserved)		
03E4н				B
03E5н	ICHCR	Instruction cache control register	R/W	B
<b>03E6</b> н				B
<b>03E7</b> н				000000B
03E8н to 03EFн		(Reserved)		
03F0н				XXXXXXXXB
03F1н	BSD0	Bit search module 0-detection data register	W	XXXXXXXXB
03F2н	0000		vv	XXXXXXXXB
03F3н				XXXXXXXXB
03F4⊦				XXXXXXXXB
03F5н	BSD1	Bit search module 1-detection data register		XXXXXXXXB
03F6н			R/W	XXXXXXXXB
03F7н				XXXXXXXXB

Address	Abbreviation	Register name	Read/write	Initial value	
03F8н				XXXXXXXXB	
03F9н		Bit search module transition-detection data	147	XXXXXXXX	
03FAн	BSDC	register	W	XXXXXXXX	
03FBн	-			XXXXXXXXB	
03FCн				XXXXXXXX	
03FDн				XXXXXXXX	
03FEн	– BSRR –	Bit search module detection result register	R	XXXXXXXX	
03FFн				XXXXXXXX	
0400н	ICR00	Interrupt control register 0	R/W	11111 <sub>B</sub>	
<b>0401</b> н	ICR01	Interrupt control register 1	R/W	11111 <sub>B</sub>	
0402н	ICR02	Interrupt control register 2	R/W	11111 <sub>B</sub>	
0403н	ICR03	Interrupt control register 3	R/W	11111 <sub>₿</sub>	
0404н	ICR04	Interrupt control register 4	R/W	11111 <sub>₿</sub>	
0405н	ICR05	Interrupt control register 5	R/W	11111 <sub>₿</sub>	
0406н	ICR06	Interrupt control register 6	R/W	11111 <sub>₿</sub>	
0407н	ICR07	Interrupt control register 7	R/W	11111 <sub>₿</sub>	
<b>0408</b> H	ICR08	Interrupt control register 8	R/W	11111 <sub>₿</sub>	
<b>0409</b> н	ICR09	Interrupt control register 9	R/W	11111 <sub>₿</sub>	
<b>040А</b> н	ICR10	Interrupt control register 10	R/W	11111 <sub>₿</sub>	
040Bн	ICR11	Interrupt control register 11	R/W	11111 <sub>₿</sub>	
040Cн	ICR12	Interrupt control register 12	R/W	11111 <sub>₿</sub>	
040Dн	ICR13	Interrupt control register 13	R/W	11111 <sub>₿</sub>	
040Eн	ICR14	Interrupt control register 14	R/W	11111 <sub>₿</sub>	
040Fн	ICR15	Interrupt control register 15	R/W	11111 <sub>₿</sub>	
<b>0410</b> н	ICR16	Interrupt control register 16	R/W	11111 <sub>₿</sub>	
<b>0411</b> н	ICR17	Interrupt control register 17	R/W	11111 <sub>B</sub>	
0412н	ICR18	Interrupt control register 18	R/W	11111 <sub>B</sub>	
0413н	ICR19	Interrupt control register 19	R/W	11111 <sub>B</sub>	
0414н	ICR20	Interrupt control register 20	R/W	11111 <sub>B</sub>	
<b>0415</b> H	ICR21	Interrupt control register 21	R/W	11111 <sub>B</sub>	
<b>0416</b> н	ICR22	Interrupt control register 22	R/W	11111 <sub>B</sub>	

FUJITSU

Address	Abbreviation	Register name	Read/write	Initial value			
<b>0417</b> н	ICR23	Interrupt control register 23	R/W	11111 <sub>В</sub>			
<b>0418</b> н	ICR24	Interrupt control register 24	R/W	11111 <sub>В</sub>			
<b>0419</b> н	ICR25	Interrupt control register 25	R/W	11111 <sub>В</sub>			
<b>041А</b> н	ICR26	Interrupt control register 26	R/W	11111 <sub>В</sub>			
<b>041B</b> н	ICR27	Interrupt control register 27	R/W	11111 <sub>В</sub>			
041Cн	ICR28	Interrupt control register 28	R/W	11111 <sub>В</sub>			
041Dн	ICR29	Interrupt control register 29	R/W	11111 <sub>в</sub>			
<b>041E</b> н	ICR30	Interrupt control register 30	R/W	11111 <sub>в</sub>			
041Fн	ICR31	Interrupt control register 31	R/W	11111 <sub>в</sub>			
<b>042F</b> н	ICR47	Interrupt control register 47	R/W	11111 <sub>В</sub>			
0430н	DICR	Delayed interrupt control register	R/W	0в			
<b>0431</b> н	HRCL	Hold request cancel request level setting reg- ister	R/W	11111 <sub>₿</sub>			
0432н to 047Fн	(Reserved)						
0480н	RSRR/WTCR	Reset cause register/ watchdog peripheral control register	R/W	1 XXXX _ 0 Ов			
<b>0481</b> н	STCR	Standby control register	R/W	000111в			
0482н	PDRR	DMA controller request squelch register	R/W	0000в			
0483н	CTBR	Timebase timer clear register	W	XXXXXXXXB			
0484н	GCR	Gear control register	R/W	110011_1в			
0485н	WPR	Watchdog reset occurrence postpone register	W	XXXXXXXXB			
0486н 0487н	-	(Reserved)					
<b>0488</b> н	PCTR	PLL control register	R/W	000в			
0489н to 0600н	(Reserved)						
<b>0601</b> н	DDR2	Port 2 data direction register	W	00000000			
0602н to 0604н	(Reserved)						
<b>0605</b> н	DDR6	Port 6 data direction register	W	00000000			
0606н		(Reserved)					

Downloaded from Arrow.com.

Address	Abbreviation	Register name	Read/write	Initial value
<b>0608</b> н	DDRB	Port B data direction register	W	00000000
0609н	DDRA	Port A data direction register	W	_00000_в
<b>060А</b> н		(Reserved)		
060Bн	DDR8	Port 8 data direction register	W	0_000в
060Cн	ASR1	Area select register 1	W	00000000
060Dн	ASHI	Area select register 1	vv	0000001в
060Eн	AMR1	Area mask register 1	W	00000000
060Fн		Area mask register i	vv	00000000
<b>0610</b> н	ASR2	Area select register 2		00000000
<b>0611</b> н	ASR2			00000010в
<b>0612</b> н				00000000
<b>0613</b> ⊦	AMR2	Area mask register 2	W	00000000
<b>0614</b> ⊦	ASR3		W	00000000
<b>0615</b> H	ASR3	Area select register 3		0000011в
<b>0616</b> н		Area maak register 2	W	00000000
<b>0617</b> н	AMR3	Area mask register 3		00000000
<b>0618</b> H	ASR4	Area aslast register 4	W	00000000
<b>0619</b> н	ASN4	Area select register 4		00000100в
061 <b>А</b> н	AMR4	Area maak register 1	w	00000000
061B⊦		Area mask register 4		00000000
061C⊦	ASR5	Area adapt register F	W	00000000
061D⊦	ASRS	Area select register 5	vv	00000101 <sub>B</sub>
061Eн	AMR5	Area maak register E	W	00000000
061F⊦	AMRS	Area mask register 5		00000000
0620н	AMD0	Area mode register 0	R/W	00111 <sub>B</sub>
<b>0621</b> н	AMD1	Area mode register 1	R/W	00000
0622н	AMD32	Area mode register 32	R/W	00000000
0623н	AMD4	Area mode register 4	R/W	00000
0624н	AMD5	Area mode register 5	R/W	00000
0625н	DSCR	DRAM signal control register	W	00000000
0626н	DECD	Defrech control register		XXXXXXB
<b>0627</b> н	RFCR	Refresh control register	R/W	00000в
	1			(Continued)

(Continued)

Address	Abbreviation	Register name	Read/write	Initial value		
0628н	EPCR0	Future al sin control se sister 0	W	1100 <sub>в</sub>		
0629н	EFCHU	External pin control register 0	vv	_1111111 <sub>B</sub>		
062Ан		(Reserved)				
062Вн	EPCR1	External pin control register 1	W	1111111 <sub>B</sub>		
062Сн	DMCR4	DRAM control register 4	R/W	00000000		
062Dн				000000_в		
<b>062Е</b> н	DMCR5	DRAM control register 5	R/W	00000000		
062Fн	DIMICHS	DRAM control register 5	I 1/ VV	000000_в		
0630н to 07FDн	(Reserved)					
07FEн	LER	Little endian register	W	000в		
07FFн	MODR	Mode register	W	XXXXXXXX		

Note : Do not use (reserved).

### ■ INTERRUPT CAUSES, INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTER ALLOCATIONS

	Interru	upt number	Interru	pt level	TBR default	
Interrupt causes	Decimal	Hexadecimal	Register	Offset	address	
Reset	0	00	_	3FCн	000FFFFCн	
System reserved	1	01	_	3F8⊦	000FFFF8н	
System reserved	2	02		3F4н	000FFFF4н	
System reserved	3	03		<b>3F0</b> н	000FFFF0н	
System reserved	4	04	_	ЗЕСн	000FFFECH	
System reserved	5	05	_	3E8н	000FFFE8н	
System reserved	6	06	_	3E4н	000FFFE4н	
System reserved	7	07	_	3Е0н	000FFFE0н	
System reserved	8	08	_	3DCн	000FFFDCH	
System reserved	9	09	_	3D8н	000FFFD8н	
System reserved	10	0A		3D4н	000FFFD4н	
System reserved	11	0B	_	3D0н	000FFFD0н	
System reserved	12	0C	_	3ССн	000FFFCCH	
System reserved	13	0D		3С8н	000FFFC8н	
Exception for undefined instruction	14	0E		3C4н	000FFFC4н	
NMI request	15	0F	FH fixed	3С0н	000FFFC0н	
External interrupt 0	16	10	ICR00	3ВСн	000FFFBCH	
External interrupt 1	17	11	ICR01	3В8н	000FFFB8н	
External interrupt 2	18	12	ICR02	3В4н	000FFFB4н	
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н	
UART0 receive complete	20	14	ICR04	ЗАСн	000FFFACH	
UART1 receive complete	21	15	ICR05	3А8н	000FFFA8н	
UART2 receive complete	22	16	ICR06	3А4н	000FFFA4н	
UART0 transmit complete	23	17	ICR07	3А0н	000FFFA0н	
UART1 transmit complete	24	18	ICR08	39Сн	000FFF9Cн	
UART2 transmit complete	25	19	ICR09	398н	000FFF98н	
DMAC0 (complete, error)	26	1A	ICR10	394н	000FFF94н	
DMAC1 (complete, error)	27	1B	ICR11	390н	000FFF90н	
DMAC2 (complete, error)	28	1C	ICR12	<b>38С</b> н	000FFF8Cн	
DMAC3 (complete, error)	29	1D	ICR13	388н	000FFF88н	
DMAC4 (complete, error)	30	1E	ICR14	384н	000FFF84н	
DMAC5 (complete, error)	31	1F	ICR15	380н	000FFF80н	

	Interr	upt number	Interrupt level		TBR default	
Interrupt causes	Decimal	Hexadecimal	Register	Offset	address	
DMAC6 (complete, error)	32	20	ICR16	37Сн	000FFF7Cн	
DMAC7 (complete, error)	33	21	ICR17	378н	000FFF78н	
A/D converter (successive approx- imation conversion type)	34	22	ICR18	374н	000FFF74H	
16-bit reload timer 0	35	23	ICR19	370н	000FFF70н	
16-bit reload timer 1	36	24	ICR20	<b>36С</b> н	000FFF6Cн	
16-bit reload timer 2	37	25	ICR21	368н	000FFF68н	
PWM 0	38	26	ICR22	364н	000FFF64н	
PWM 1	39	27	ICR23	360н	000FFF60н	
PWM 2	40	28	ICR24	35Сн	000FFF5Cн	
PWM 3	41	29	ICR25	358н	000FFF58н	
U-TIMER 0	42	2A	ICR26	354н	000FFF54н	
U-TIMER 1	43	2B	ICR27	350н	000FFF50н	
U-TIMER 2	44	2C	ICR28	34Сн	000FFF4Cн	
System reserved	45	2D	ICR29	348н	000FFF48н	
System reserved	46	2E	ICR30	344н	000FFF44H	
System reserved	47	2F	ICR31	340н	000FFF40н	
System reserved	48	30	ICR32	33Сн	000FFF3Cн	
System reserved	49	31	ICR33	338н	000FFF38н	
System reserved	50	32	ICR34	334н	000FFF34н	
System reserved	51	33	ICR35	330н	000FFF30н	
System reserved	52	34	ICR36	32Сн	000FFF2Cн	
System reserved	53	35	ICR37	328н	000FFF28н	
System reserved	54	36	ICR38	324н	000FFF24н	
System reserved	55	37	ICR39	320н	000FFF20н	
System reserved	56	38	ICR40	<b>31С</b> н	000FFF1Cн	
System reserved	57	39	ICR41	<b>318</b> н	000FFF18⊦	
System reserved	58	ЗА	ICR42	314н	000FFF14H	
System reserved	59	3B	ICR43	310н	000FFF10н	
System reserved	60	3C	ICR44	30Сн	000FFF0CH	
System reserved	61	3D	ICR45	308н	000FFF08н	
System reserved	62	3E	ICR46	304н	000FFF04H	
Delayed interrupt cause bit	63	3F	ICR47	300н	000FFF00н	

(Continued)

34

(Continued)

Interrupt causes	Interrupt number		Interrupt level		TBR default
	Decimal	Hexadecimal	Register	Offset	address
System reserved (used in REALOS*)	64	40	_	2FCн	000FFEFCн
System reserved (used in REALOS*)	65	41	—	2F8н	000FFEF8H
	66	42		2F4н	000FFEF4H
Used in INT instructions	to 255	to FF		to 000н	to 000FFC00⊦

 $^{*:}$  REALOS/FR uses interrupt number 0x40 and 0x41 for system code.

### PERIPHERAL RESOURCES

#### 1. I/O Ports

There are 2 types of I/O port register structure; port data register (PDR0 to PDRF) and data direction register (DDR0 to DDRF), where bits PDR0 to PDRF and bits DDR0 to DDRF corresponds respectively. Each bit on the register corresponds to an external pin. In port registers input/output register of the port configures input/output function of the port, while corresponding bit (pin) configures input/output function in data direction registers. Bit "0" specifies input and "1" specifies output.

• For input (DDR = "0") setting;

PDR reading operation: reads level of corresponding external pin.


PDR writing operation: writes setting value to PDR.

• For output (DDR = "1") setting;


PDR reading operation: reads PDR value.

PDR writing operation: outputs PDR value to corresponding external pin.

#### Block diagram



36



Address bit	7	bit 0	Initial value	
000601н	DDR2		0000000в	(W)
000605н	DDR6		00000000	(W)
00060Вн	DDR8		0000в	(W)
000609н	DDRA		- 000000 -в	(W)
000608н	DDRB		0000000в	(W)
0000D2н	DDRE		00000000в	(W)
0000D3н	DDRF		0000000B	(W)
():Access				


Г

# 2. DMA Controller (DMAC)


The DMA controller is a module embedded in FR family devices, and performs DMA (direct memory access) transfer.


DMA transfer performed by the DMA controller transfers data without intervention of CPU, contributing to enhanced performance of the system.

- 8 channels
- Mode: single/block transfer, burst transfer and continuous transfer: 3 kinds of transfer
- Transfer all through the area
- Max 65536 of transfer cycles
- Interrupt function right after the transfer
- · Selectable for address transfer increase/decrease by the software
- External transfer request input pin, external transfer request accept output pin, external transfer complete output pin: three pins for each



#### • Block diagram





Downloaded from Arrow.com.

FUĴĨTSU

# 3. UART


The UART is a serial I/O port for supporting asynchronous (start-stop system) communication or CLK synchronous communication, and it has the following features.

The MB91101 Series consists of 3 channels of UART.

- Full-duplex double buffer
- Both a synchronous (start-stop system) communication and CLK synchronous communication are available.
- Supporting multi-processor mode
- Perfect programmable baud rate Any baud rate can be set by internal timer (refer to section "4. U-TIMER").
- Any baud rate can be set by external clock.
- Error checking function (parity, framing and overrun)
- Transfer signal: NRZ code
- Enable DMA transfer/start by interrupt.

# **MB91101 Series**

#### • Block diagram



# Register configuration

Address 0000001E⊦	bit 15	bit 8	bit 0	Initial value 00000100₀	(R/W)
<b>00000022</b> н	SCR1			0000100в	(R/W)
0000026н	SCR2			0000100в	(R/W)
0000001Fн			SMR0	00 0 - 00в	(R/W)
0000023н			SMR1	00 0 - 00в	(R/W)
0000027н			SMR2	00 0 - 00в	(R/W)
0000001Cн	SSR0	)		00001 - 00в	(R/W)
0000020н	SSR1			00001 - 00в	(R/W)
00000024н	SSR2			00001 - 00в	(R/W)
0000001Dн			SIDR0/SODR0	XXXXXXXXB	(R/W)
<b>00000021</b> н			SIDR1/SIDR1	XXXXXXXXB	(R/W)
0000002н			SIDR2/SIDR2	XXXXXXXXB	(R/W)
() :Access R/W :Readal – :Unuseo X :Indeter	ble and writable				


#### 4. U-TIMER (16-bit Timer for UART Baud Rate Generation)

The U-TIMER is a 16-bit timer for generating UART baud rate. Combination of chip operating frequency and reload value of U-TIMER allows flexible setting of baud rate.

The U-TIMER operates as an interval timer by using interrupt issued on counter underflow.

The MB91101 Series has 3 channel U-TIMER embedded on the chip. An interval of up to  $2^{16} \times \phi$  can be counted.

#### • Block diagram




#### • Register configuration

Address	bit 15		bit 0	Initial value	
00000078н 00000079н	UTIM0/U	UTIMR0		00000000 00000000	(R/W)
0000007Сн 0000007Dн	UTIM1/U	UTIMR1		00000000 00000000	(R/W)
0000080н 0000081н	UTIM2/U	UTIMR2		00000000 000000000	(R/W)
000007Bн		UTIMC0		0 00001в	(R/W)
0000007Fн		UTIMC1		0 00001в	(R/W)
0000083н		UTIMC2		0 00001в	(R/W)
() :Access					
R/W :Readable – :Unused	e and writable				

### 5. PWM Timer


The PWM timer can output high accurate PWM waveform efficiently.

- The MB91101 Series has internal 4-channel PWM timers, and has the following features.
- Each channel consists of a 16-bit down counter, a 16-bit data resister with a buffer for scyde setting, a 16-bit compare resister with a buffer for duty setting, and a pin controller.
- The count clock of a 16-bit down counter can be selected from the following four internal clocks. Internal clock  $\phi$ ,  $\phi/4$ ,  $\phi/16$ ,  $\phi/64$
- The counter value can be initialized "FFFFH" by the resetting or the counter borrow.
- PWM output (for each channel)
- Register description
- Block diagram (general construction)



# MB91101 Series

#### • Block diagram (for one channel)



# Register configuration

Address	bit 15	bit 8	bit 0	Initial value	
000000DCн 000000DDн		GCN1		00110010 <sub>в</sub> 00010000 <sub>в</sub>	(R/W)
000000DFH		GC	N2	00000000B	(R/W)
000000E0н 000000E1н		PTMR0		11111111 <sub>В</sub> 111111111 <sub>В</sub>	(R)
000000E2н 000000E3н		PCSR0		XXXXXXXXB XXXXXXXXB	(W)
000000E4н 000000E5н		PDUTO		XXXXXXXXB XXXXXXXXB	(W)
000000E6н	PCN	НО		000000-в	(R/W)
000000E7н		PCI	NLO	00000000	(R/W)
000000E8н 000000E9н		PTMR1		11111111 <sub>В</sub> 111111111 <sub>В</sub>	(R)
000000EAн 000000EBн		PCSR1		XXXXXXXXB XXXXXXXXB	(W)
000000ECн 000000EDн		PDUT1		XXXXXXXXB XXXXXXXXB	(W)
000000EEн	PCN	41		0000000-в	(R/W)
000000EFH		PCI	NL1	00000000 <sub>B</sub>	(R/W)
000000F0н 000000F1н		PTMR2		11111111 1111111 1	(R)
000000F2н 000000F3н		PCSR2		XXXXXXXXB XXXXXXXXB	(W)
000000F4н 000000F5н		PDUT2		XXXXXXXXB XXXXXXXXB	(W)
000000F6н	PCN	H2		000000-в	(R/W)
000000F7н		PCI	NL2	0 0 0 0 0 0 0 0 <sub>B</sub>	(R/W)
000000F8н 000000F9н		PTMR3		11111111 1111111 1	(R)
000000FAн 000000FBн		PCSR3		XXXXXXXXB XXXXXXXXB	(W)
000000FCн 000000FDн		PDUT3		XXXXXXXXB XXXXXXXXB	(W)
000000FDн 000000FEн	PCN	1		0000000-в	(R/W)
000000FFн		PCI	NL3	0 0 0 0 0 0 0 0 <sub>B</sub>	(R/W)
R :Read W :Write – :Unus	able and writab only only	le			

46

#### 6. 16-bit Reload Timer


The 16-bit reload timer consists of a 16-bit down counter, a 16-bit reload timer, a prescaler for generating internal count clock and control registers.

Internal clock can be selected from 3 types of internal clocks (divided by 2/8/32 of machine clock).

The DMA transfer can be started by the interruption.

The MB91101 Series consists of 3 channels of the 16-bit reload timer.

#### • Block diagram



Downloaded from Arrow.com.


# Register configuration

Address	bit 15	bit 0	Initial value	
0000002Eн 0000002Fн	TMCSR0		$0000_{B}$	(R/W)
00000036н 00000037н	TMCSR1		0000в 00000000	(R/W)
00000042н 00000043н	TMCSR2		0000в 00000000в	(R/W)
0000002Ан 0000002Вн	TMR0		XXXXXXXXB XXXXXXXXB	(R)
00000032н 00000033н	TMR1		XXXXXXXXB XXXXXXXXB	(R)
0000003Eн 0000003Fн	TMR2		XXXXXXXXB XXXXXXXXB	(R)
00000028н 00000029н	TMRLR0		XXXXXXXXB XXXXXXXXB	(W)
0000030н 0000031н	TMRLR1		$\begin{array}{c} XXXXXXXX_{B} \\ XXXXXXXX_{B} \end{array}$	(W)
000003Cн 000003Dн	TMRLR2		$\begin{array}{c} XXXXXXXX_{B} \\ XXXXXXXX_{B} \end{array}$	(W)
R :Read W :Write – :Unuse	able and writable only only			

#### 7. Bit Search Module

The bit search module detects transitions of data (0 to 1/1 to 0) on the data written on the input registers and returns locations of the transitions.

#### Block diagram



#### Register configuration

Γ

Address	bit 31	bit 16	bit 0	Initial value	
000003F0 000003F1 000003F2 000003F3	4	BSD0		XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXB	(W)
000003F4 000003F5 000003F6 000003F7	+	BSD1		XXXXXXXXB XXXXXXXB XXXXXXXB XXXXXXXB XXXXXX	(R/W)
000003F8 000003F9 000003FA 000003FA	нн	BSDC		XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXB	(W)
000003FC 000003FC 000003FD 000003FD 000003FD	н	BSRR		XXXXXXXXB XXXXXXXB XXXXXXXB XXXXXXXB XXXXXX	(R)
() :A R/W :R R :F W :V	ccess eadable and writ ead only /rite only	able			
X :lr	ndeterminate				

ÍTSU

FU

# 8. 10-bit A/D Converter (Successive Approximation Conversion Type)

The A/D converter is the module which converts an analog input voltage to a digital value, and it has following features.

- Minimum converting time: 5.6 µs/ch. (system clock: 25 MHz)
- Internal sample and hold circuit
- Resolution: 10 bits
- Analog input can be selected from 4 channels by program.


Single convert mode: 1 channel is selected and converted.

Scan convert mode: Converting continuous channels. Maximum 4 channels are programmable.

Continuous convert mode: Converting the specified channel repeatedly.

Stop convert mode: After converting one channel then stop and wait till next activation synchronizing at the beginning of conversion can be performed.

- DMA transfer operation is available by interruption.
- Operating factor can be selected from the software, the external trigger (falling edge), and 16-bit reload timer (rising edge).
- Block diagram



# Register configuration


Address	bit 15	bit 0	Initial value	
0000003Ан 0000003Вн	ADCS		0000000 0000000	(R/W)
00000038н 00000039н	ADCR		XXXXXXXXXB	(R)
R :Rea – :Unu	ess adable and writable ad only used eterminate			

Downloaded from Arrow.com.

# 9. Interrupt Controller

The interrupt controller processes interrupt acknowledgments and arbitration between interrupts.

Block diagram



- \*1: DLYI stands for delayed interrupt module (delayed interrupt generation block) (refer to the section "11. Delayed Interrupt Module" for details).
- \*2: INT0 is a wake-up signal to clock control block in the sleep or stop status.
- \*3: HLDCAN is a bus release request signal for bus masters other than CPU.
- \*4: LEVEL4 to LEVEL0 indicate interrupt level outputs.
- \*5: VCT5 to VCT0 indicate interrupt vector outputs.
- \*6: IM is an interrupt mask signal.
- \*7: RI00 to RI47 are interrupt request signals.

# MB91101 Series

# Register configuration

Address	bit 7	bit 0	Initial value	Address	bit 7	bit 0	Initial va	lue
00000400н	ICR	00	11111 в (R/W)	<b>00000411</b> н	ICR	17	11111 в	(R/W)
00000401н	ICR	01	11111 в (R/W)	00000412н	ICR	18	11111 в	(R/W)
00000402н	ICR	02	11111 в (R/W)	00000413 <sub>H</sub>	ICR	19	11111 в	(R/W)
00000403н	ICR	03	11111 в (R/W)	<b>00000414</b> H	ICR	20	11111 в	(R/W)
00000404н	ICR	04	11111 в (R/W)	<b>00000415</b> н	ICR	21	11111 в	(R/W)
00000405н	ICR	05	11111 в (R/W)	00000416 <sub>H</sub>	ICR	22	11111 в	(R/W)
00000406н	ICR	06	11111 в (R/W)	<b>00000417</b> н	ICR	23	11111 в	(R/W)
00000407н	ICR	07	11111 в (R/W)	<b>00000418</b> H	ICR	24	11111 в	(R/W)
00000408 <sub>H</sub>	ICR	08	11111 в (R/W)	<b>00000419</b> H	ICR	25	11111 в	(R/W)
00000409н	ICR	09	11111 в (R/W)	0000041Aн	ICR	26	11111 в	(R/W)
0000040Ан	ICR	10	11111 в (R/W)	0000041Bн	ICR	27	11111 в	(R/W)
0000040Bн	ICR	11	11111 в (R/W)	0000041Cн	ICR	28	11111 в	(R/W)
0000040Cн	ICR	12	11111 в (R/W)	0000041Dн	ICR	29	11111 в	(R/W)
0000040Dн	ICR	13	11111 в (R/W)	0000041Eн	ICR	30	11111 в	(R/W)
0000040Eн	ICR	14	11111 в (R/W)	0000041Fн	ICR	31	11111 в	(R/W)
0000040Fн	ICR	15	11111 в (R/W)	0000042Fн	ICR	47	11111 в	(R/W)
00000410 <sub>н</sub>	ICR	16	11111 в (R/W)	<b>00000431</b> н	HR	CL	11111 в	(R/W)
				00000430н	DIC	R	0 e	₃ (R/W

R/W :Readable and writable


- :Unused

### 10. External Interrupt/NMI Control Block

The external interrupt/NMI control block controls external interrupt request signals input to  $\overline{\text{NMI}}$  pin and INT0 to INT3 pins.

Detecting levels can be selected from "H", "L", rising edge and falling edge (except NMI pin).

#### Block diagram



#### Register configuration

Address bit 15 b 00000095⊦	t 8 bit 0 ENIR	Initial value 00000000 в (R/W)
00000094 <sub>H</sub> EIRR		00000000 в (R/W)
0000099н	ELVR	00000000 в (R/W)
() :Access R/W :Readable and writable		

#### 11. Delayed Interrupt Module

Delayed interrupt module is a module which generates a interrupt for changing a task. By using this delayed interrupt module, an interrupt request to CPU can be generated/canceled by the software.

Refer to the section "9. Interrupt Controller" for delayed interrupt module block diagram.

### • Register configuration


Γ

Address 00000430н	bit 7	DICR	bit 0	Initial value 0₀	(R/W)
():Acces R/W:Read – :Unuse	able and writable				

### 12. Clock Generation Block (Low-power consumption mechanism)

The clock generation block is a module which undertakes the following functions.


- CPU clock generation (including gear function)
- Peripheral clock generation (including gear function)
- Reset generation and cause hold
- Standby function (including hardware standby)
- DMA request suppressed
- PLL (multiplier circuit) embedded
- Block diagram



56

# **MB91101 Series**

#### • Register configuration



Downloaded from Arrow.com.

# 13. External Bus Interface

The external bus interface controls the interface between the device and the external memory and also the

external I/O, and has the following features.

- 25-bit (32 Mbytes) address output
- 6 independent banks owing to the chip select function.
   Can be set to anywhere on the logical address space for minimum unit 64 Kbytes.
   Total 32 Mbytes × 6 area setting is available by the address pin and the chip select pin.
- 8/16-bit bus width setting are available for every chip select area.
- Programmable automatic memory wait (Max for 7 cycles) can be inserted.
- DRAM interface support
   Three kinds of DRAM interface: Double CAS DRAM (normally DRAM I/F)
   Single CAS DRAM

# Hyper DRAM

2 banks independent control (RAS, CAS, etc. control signals) DRAM select is available from 2CAS/1WE and 1CAS/2WE. Hi-speed page mode supported CBR/self refresh supported Programmable waveform


- Unused address/data pin can be used for I/O port.
- Little endian mode supported
- Clock doubler: Internal bus 50 MHz, external bus 25 MHz operation

58



# **MB91101 Series**

#### • Block diagram



Downloaded from Arrow.com.

# Register configuration

Address	bit 31 bit	t 16 bit 0	Initial value	
0000060Сн 0000060Dн	ASR1	]	00000000 00000001в	(W)
0000060Ен 0000060Fн		AMR1	00000000 00000000	(W)
00000610н 00000611н	ASR2	j	00000000B 00000010B	(W)
00000612н 00000613н		AMR2	00000000 00000000	(W)
00000614н 00000615н	ASR3	]	00000000 00000011в	(W)
00000616н 00000617н		AMR3	00000000 00000000	(W)
00000618н 00000619н	ASR4	]	00000000 00000100в	(W)
0000061Ан 0000061Вн		AMR4	00000000 000000000	(W)
0000061Сн 0000061Dн	ASR5	]	00000000 00000101в	(W)
0000061Ен 0000061Ен		AMR5	00000000 000000000	(W)
00000620H	AMD0		00111в	(R/W)
<b>00000621</b> H	AMD1	; 1	0 00000 <sub>B</sub>	(R/W)
00000622н		AMD32	00000000в	(R/W)
00000623 <sub>H</sub>		AMD4	0 00000в	(R/W)
00000624н	AMD5		0 00000в	(R/W)
<b>00000625</b> н	DSCR	j	0000000в	(W)
00000626н 00000627н		RFCR	XXXXXX <sub>в</sub> 00 000в	(R/W)
00000628н 00000629н	EPCR0	1	1100в -1111111	(W)
00000629н 0000062Вн		EPCR1	11111111в	(W)
0000062Cн 0000062Dн	DMCR4		00000000 0000000 -в	(R/W)
0000062Ен 0000062Fн	L	DMCR5	0000000-в 0000000-в	(R/W)
000007FEн		LER	000в	(W)
000007FF⊦		MODR	XXXXXXXXB	(W)
W :Write – :Unus	lable and writable e only			

# ■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

	Maximum natings				(Vss=	AVss = 0.0 V
	Parameter	Symbol	Rat	ting	Unit	Remarks
	ratameter		Min	Max	Unit	nemarks
At 5 V power supply		Vcc5	Vss-0.3	Vss + 6.5	V	
Power supply	At 5 v power suppry	Vcc3	—		V	
voltage		Vcc5	Vcc3-0.3	Vss + 6.5	V	*1
	At 3 V power supply	Vcc3	Vss-0.3	Vss + 3.6	V	*1
Analog supply	voltage	AVcc	Vss-0.3	Vss + 3.6	V	*2
Analog referen	ce voltage	AVRH	Vss-0.3	Vss+3.6	V	*2
Analog pin input voltage		VIA	Vss-0.3	AVcc + 0.3	V	
Input voltage		VI	Vss-0.3	Vcc5+0.3	V	
Output voltage		Vo	Vss-0.3	Vcc5+0.3	V	
"L" level maxin	num output current	lol		10	mA	*3
"L" level average	ge output current	Iolav		4	mA	*4
"L" level maxim	num total output current	ΣΙοι		100	mA	
"L" level average	ge total output current	ΣΙοιαν		50	mA	*5
"H" level maxir	num output current	Іон		-10	mA	*3
"H" level avera	ge output current	Іонач		-4	mA	*4
"H" level maxir	num total output current	ΣІон	_	-50	mA	
"H" level average total output current		ΣΙοήαν		-20	mA	*5
Power consum	ption	PD	_	500	mW	
Operating tem	perature	TA	-40	+70	°C	
Storage tempe	rature	Tstg	-55	+150	°C	

\*1: Vcc5 must not be less than Vss – 0.3 V.

\*2: Care must be taken that AVcc and AVRH do not exceed Vcc5 + 0.3 V and Vss + 3.6 V. Also care must be taken that AVRH does not exceed AVcc.

\*3: Maximum output current is a peak current value measured at a corresponding pin.

\*4: Average output current is an average current for a 100 ms period at a corresponding pin.

\*5: Average total output current is an average current for a 100 ms period for all corresponding pins.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# 2. Recommended Operating Conditions

(1) At 5 V operation (4.5 V to 5.5 V)

					$(V_{SS} = AV_{SS} = 0.0 V)$
Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Symbol	Min	Max	Onit	nelliaiks
Power supply voltage	Vcc5	4.5	5.5	V	Normal operation
	Vcc5	*1	*1	V	Retaining the RAM state in stop mode
	Vcc3	—	—	V	*2
Analog supply voltage	AVcc	Vss + 2.7	Vss + 3.6	V	
Analog reference voltage	AVRH	Vss – 0.3	AVcc	V	
Operating temperature	TA	-40	+70	°C	
Smoothing capacitor	Cs	0.1	1.0	μF	Vcc3 pin, *3

\*1: At Vcc5, the RAM state holding is not warranted in stop mode.


- \*2: Vcc3 is used for the bypass capacitor pin.
- \*3: Use the ceramic capacitor or the capacitor whose frequency characteristic is equivalent to that of the ceramic capacitor.

And select the larger capacity bypass capacitor to connect to the power supply (Vcc5) than Cs.


(2) At 3 V operation (2.7 V to 3.6 V)

	,				(Vss = AVss = 0.0 V)
Parameter	Value		Unit	Remarks	
Farameter	Symbol	Min	Max	Onit	nelliaiks
	Vcc5	2.7	3.6	V	Normal operation
Power supply voltage	Vcc5	2.7	3.6	V	Retaining the RAM state in stop mode
	Vcc3	2.7	3.6	V	*
Analog power supply voltage	AVcc	Vss + 2.7	Vss + 3.6	V	
Analog reference voltage	AVRH	AVss	AVcc	V	
Operating temperature	TA	-40	+70	°C	

\*: Connect to Vcc5 for the power supply pin.



62



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

# 3. DC Characteristics

<b>.</b> .	Sym-	n-	$V_{cc5} = V_{cc3} = 2.7 \text{ V to}$	-	Value	·		,
Parameter	bol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	Vін	Input pin ex- cept for hyster- esis input	_	0.65  imes Vcc3	_	Vcc5 + 0.3	V	*
"H" level input voltage	Vihs	HST, MMI, RST, PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7	_	0.8  imes Vcc3		Vcc5 + 0.3	V	Hysteresis input *
	VIL	Input other than following sym- bols	_	Vss-0.3	_	0.25  imes Vcc3	V	*
"L" level input voltage	Vils	HST, MMI, RST, PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7		Vss-0.3		0.2 × Vcc3	V	Hysteresis input *
		D16 to D31, A00 to A24,	Vcc5 = 4.5 V Іон = – 4.0 mA	Vcc5-0.5		_		
"H" level output voltage	Vон	P60 to P67, P80 to P82, P85, PA1 to PA6, PB0 to PB7, PE0 to PE7, <u>PF0 to PF7</u> CS0, WR0	Vcc5 = Vcc3 = 2.7 V Іон = – 4.0 mA	Vcc5-0.8	_	_	V	
		D16 to D31, A00 to A24,	Vcc5 = 4.5 V Io∟ = 4.0 mA	—	_	0.4		
"L" level output voltage	Vol	Vo∟ P60 to P67, P80 to P82, P85, PA1 to PA6, PB0 to PB7, PE0 to PE7, <u>PF0 to PF7</u> CS0, WR0	Vcc5 = Vcc3 = 2.7 V Io∟ = 4.0 mA	_	_	0.6	V	
		D16 to D31, A00 to A23,	Vcc5 = 5.5 V 0.45 V < V1 < Vcc	-5	_	+5		
Input leakage current (High-Z output leakage current)	Li	P80 to P82, P85, PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7	Vcc5 = Vcc3 = 3.6 V 0.45 V < Vı < Vcc	-5	_	+5	μA	

 $(V_{\rm Cc}5=5.0~V~\pm10\%,~V_{\rm SS}=AV_{\rm SS}=0.0~V,~T_{\rm A}=-40^{\circ}C~to~+70^{\circ}C)$  (Vcc5 = Vcc3 = 2.7 V to 3.6 V, Vss = AVss = 0.0 V, T\_{\rm A}=-40^{\circ}C~to~+70^{\circ}C)

(Continued)

#### (Continued)

Parameter	Sym-	Pin name	Condition		Value		Unit	Remarks				
bol	bol	Fill lidille	Condition	Min	Тур	Max	Unit	i temai ko				
Pull-up		RST	Vcc5 = 5.5 V VI = 0.45 V	25	50	100	- kΩ					
resistance	Rpull		Vcc5 = Vcc3 = 3.6 V VI = 0.45 V	60	125	250	- 122					
lcc		Vcc5, Vcc3	Fc = 12.5 MHz Vcc5 = 5.5 V	_	75	100	mA	(4 multipli- cation)				
		VCC3, VCC3	Fc = 12.5 MHz Vcc5 = Vcc3 = 3.6 V	_	75	100	1	Operation at 50 MHz				
Power supply				Iccs	Vcc5, Vcc3	Fc = 12.5 MHz Vcc5 = 5.5 V	—	40	60	m۸	Sleep mode	
current	ICCS	VCC3, VCC3	Fc = 12.5 MHz Vcc5 = Vcc3 = 3.6 V	_	40	60		Sleep mode				
						V225 V223	T <sub>A</sub> = +25°C Vcc5 = 5.5 V	_	10	100	μA	Stop mode
	Іссн	Vcc5, Vcc3	$T_{A} = +25^{\circ}C$ $V_{CC5} = V_{CC3} = 3.6 V$	_	10	100	μΑ					
Input capacitance	CIN	Except for Vcc5, Vcc3, AVcc, AVss, Vss	_	_	10	_	pF					

\*: Vcc3 = 3.3 ±0.2 V (internal regulator output voltage) when using 5 V power supply, Vcc3 = power supply voltage when using 3 V power supply (internal regulator unused).


Downloaded from Arrow.com.

### 4. AC Characteristics

#### **Measurement Conditions**


#### • Vcc5 = 5.0 V $\pm 10\%$

Parameter	Symbol		Value	Unit	Remarks	
Faidilielei	Symbol	Min	Тур	Max	Onit	nemarks
"H" level input voltage	VIH	—	2.4	_	V	
"L" level input voltage	VIL	—	0.8	_	V	
"H" level output voltage	Vон	—	2.4	—	V	
"L" level output voltage	Vol	—	0.8		V	





#### • Vcc5 = Vcc3 = 2.7 V to 3.6 V

Parameter	Symbol		Value	Unit	Remarks	
	Symbol	Min	Тур	Max	Unit	neillaiks
"H" level input voltage	VIH	—	$1/2 \times Vcc3$	_	V	
"L" level input voltage	VIL	_	$1/2 \times Vcc3$	_	V	
"H" level output voltage	Vон	_	$1/2 \times Vcc3$		V	
"L" level output voltage	Vol	—	$1/2 \times Vcc3$	_	V	



#### • Load conditions





# • Load capacitance - Delay characteristics (Output delay with reference to the internal)

DS07-16301-6E




## (1) Clock Timing Rating

Devenuedev	Cumhal	Pin	Condition	Va	ue	11	Remarks	
Parameter	Symbol	name	Condition	Min	Max	Unit	nemarks	
	fc	X0, X1	When using PLL	10	12.5	MHz		
Clock frequency	fc	X0, X1	Self-oscillation (divide-by-2 input)	10	25	MHz		
	fc	X0, X1	External clock (divide-by-2 input)	10	25	MHz		
Clock avala tima	tc	X0, X1	When using PLL	80	100	ns		
Clock cycle time	tc	X0, X1	—	40	100	ns		
Input clock pulse width	Р <sub>WH</sub> , Pw∟	X0, X1		25		ns	Input to X0 only, when using 5 V power supply	
	Р <sub>wн</sub> , Рw∟	X0, X1		10	_	ns	Input to X0, X1	
Input clock rising/falling time	tcr, tc⊧	X0, X1		_	8	ns	(tcr + tcr)	
	fср	—	CPU system	0.625*1	50	MHz		
Internal operating clock frequency	fсрв	—	Bus system	0.625*1	25* <sup>2</sup>	MHz		
noquonoy	<b>f</b> CPP	—	Peripheral system	0.625*1	25	MHz		
	<b>t</b> CP	—	CPU system	20	1600*1	ns		
Internal operating clock cycle time	tсрв	—	Bus system	40* <sup>2</sup>	1600*1	ns		
	<b>t</b> CPP	—	Peripheral system	40	1600* <sup>1</sup>	ns		

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{cc}5 = V_{cc}3 = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +70^{\circ}\text{C})$ 

\*1: These values are for a minimum clock of 10 MHz input to X0, a divide-by-2 system of the source oscillation and a 1/8 gear.

\*2: Values when using the doubler and CPU operation at 50 MHz.



#### (2) Clock Output Timing

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to} +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to} 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to} +70^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Pin name Condition		Value		
Farameter	Symbol		Condition	Min	Max	Unit	Remarks
	tcyc	CLK	_	tcp	—	ns	*1
Cycle time	tcyc	CLK	Using the doubler	tсрв	_	ns	
$CLK \uparrow \to CLK \downarrow$	tchcl	CLK		$1/2 \times t_{CYC} - 10$	1/2 × tcyc + 10	ns	*2
$CLK \downarrow \to CLK \uparrow$	tclch	CLK		$1/2 \times t_{CYC} - 10$	1/2 × tcyc + 10	ns	*3

tcp, tcpb (internal operating clock cycle time): Refer to "(1) Clock Timing Rating."

\*1: toyc is a frequency for 1 clock cycle including a gear cycle. Use the doubler when CPU frequency is above 25 MHz.

\*2: Rating at a gear cycle of  $\times$  1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equations with 1/2, 1/4, 1/8, respectively.

Min :  $(1 - n/2) \times t_{CYC} - 10$ Max :  $(1 - n/2) \times t_{CYC} + 10$ 

Select a gear cycle of  $\times$  1 when using the doubler.


\*3: Rating at a gear cycle of  $\times$  1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equations with 1/2, 1/4, 1/8, respectively.

Min :  $n/2 \times t_{CYC} - 10$ 

Max :  $n/2 \times t_{CYC} + 10$ 


Select a gear cycle of  $\times$  1 when using the doubler.




# **MB91101 Series**

The relation between the input waveform of source oscillation and the output waveform of CLK pin for configured by CHC/CCK1/CCK0 settings of GCR (gear control register) is as follows:

However, in this chart source oscillation input means X0 input clock.





#### • Discreet type

Oscillation frequency	Model	Load capacitance	Power supply voltage
[MHz]	woder	$C_1 = C_2 [pF]$	Vcc5 [V]
	CSA	30	2.0 to 5.5
5.00 to 6.30	CST	(30)	- 2.9 10 5.5
	CSA	30	2 7 to 5 5
	CST	(30)	
	CSA	30	2.0 to 5.5
6.31 to 10.0	CST	(30)	- 2.9 10 5.5
0.31 10 10.0	CSA	30	27 to 55
	CST	(30)	- 2.7 10 5.5
	CSA	30	2 0 to 5 5
10.1 to 13.0	CST	$\begin{array}{c c} C_1 = C_2 [pF] & V_{CC} \\ \hline 30 & 2.9 \text{ to } 5.5 \\ \hline (30) & 2.7 \text{ to } 5.5 \\ \hline (30) & 2.7 \text{ to } 5.5 \\ \hline (30) & 2.9 \text{ to } 5.5 \\ \hline (30) & 2.7 \text{ to } 5.5 \\ \hline (30) & 2.7 \text{ to } 5.5 \\ \hline (30) & 2.7 \text{ to } 5.5 \\ \hline (30) & 30 & 2.7 \text{ to } 5.5 \\ \hline (30) & 30 & 2.7 \text{ to } 5.5 \\ \hline (30) & 30 & 2.9 \text{ to } 5.5 \\ \hline (30) & 2.9 \text{ to } 5.5 \\ \hline (30) & 2.9 \text{ to } 5.5 \\ \hline (30) & 2.9 \text{ to } 5.5 \\ \hline (30) & 2.9 \text{ to } 5.5 \\ \hline (30) & 30 & 3.0 \text{ to } 5.5 \\ \hline (30) & 30 & 3.0 $	- 3.0 10 5.5
10.1 10 13.0	CSA	30	
	CST	(30)	- 2.9 10 5.5
13.01 to 15.00	CSA	15	2 2 to 5 5
13.01 10 13.00	CST	(15)	- 3.2 10 3.3


( ):  $C_1$  and  $C_2$  internally connected 3 contacts type.

#### (3) Reset/Hardware Standby Input Ratings

 $(V_{cc}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C to} + 70^{\circ}\text{C})$  $(V_{cc}5 = V_{cc}3 = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C to} + 70^{\circ}\text{C})$ 

Parameter	Symbol Pin name C		Condition	Value		Unit	Remarks
	Symbol	Fin name	Condition	Min	Max	Unit	neillaiks
Reset input time	<b>t</b> RSTL	RST		$t_{\text{CP}}  imes 5$	_	ns	
Hardware standby input time	<b>t</b> HSTL	HST		$t_{\text{CP}}  imes 5$		ns	

tcp (internal operating clock cycle time): Refer to "(1) Clock Timing Rating."






#### (4) Power on Supply Specifications (Power-on Reset)

 $(V_{cc}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C to} + 70^{\circ}\text{C})$  $(V_{cc}5 = V_{cc}3 = 2.7 \text{ V to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C to} + 70^{\circ}\text{C})$ 

Parameter	Symbol Pin nam	Din nomo	e Condition	Va	lue	Unit	Remarks	
Farameter			Condition	Min	Max	Unit	nemarks	
	tR	Vcc	Vcc = 5.0 V	50	_	μs	*	
Power oupply rising time	tR	Vcc	$v_{CC} = 5.0 v$	_	30	ms	*	
Power supply rising time	tR	Vcc		50	_	μs	*	
	tR	Vcc	Vcc = 3.0/3.3 V		18	ms	*	
Power supply shut off time	toff	Vcc	_	1		ms	Repeated operations	

tc (clock cycle time): Refer to "(1) Clock Timing Rating."

#### \*: Vcc < 0.2 V before the power supply on



#### (5) Normal Bus Access Read/Write Operation

	(•	$\sqrt{cc5} = \sqrt{cc3} = 2$	.7 V 10 3.0 V,			40	0 10 +70 0)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
rarameter	Cymbol	i in name	Condition	Min	Max	0	nona ko
$\overline{\text{CS0}}$ to $\overline{\text{CS5}}$ delay time	tchcsL	$\frac{\text{CLK}}{\text{CS0}} \text{ to } \overline{\text{CS5}}$		_	15	ns	
	tснсян	$\frac{\text{CLK}}{\text{CS0}} \text{ to } \overline{\text{CS5}}$		_	15	ns	
Address delay time	tснаv	CLK, A24 to A00			15	ns	
Data delay time	tсноv	CLK, D31 to D16		_	15	ns	
DD delev time	<b>t</b> CLRL	CLK, RD		_	6	ns	
RD delay time	<b>t</b> clrh	CLK, RD	-	_	6	ns	
WR0, WR1 delay time	tclwL	CLK, WR0, WR1	_	_	6	ns	
Who, Whit delay line	tсьwн	CLK, WR0, WR1		—	6	ns	
Valid address $\rightarrow$ valid data input time	tavdv	A24 to A00, D31 to D16		_	3/2 × tcyc – 25	ns	*1 *2
$\overline{RD} \downarrow \rightarrow valid data input time$	trldv	RD, D31 to D16		—	teve – 10	ns	*1
Data set up $\rightarrow \overline{RD} \uparrow$ time	<b>t</b> dsrh	RD, D31 to D16		10	—	ns	
$\overline{RD} \uparrow \rightarrow data  hold time$	<b>t</b> RHDX	RD, D31 to D16		0	_	ns	

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V to } 3.6 \text{ V}. \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}. \text{ T}_{A} = -40^{\circ}\text{C to } +70^{\circ}\text{C})$ 


tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

\*1: When bus timing is delayed by automatic wait insertion or RDY input, add (teve × extended cycle number) to this rating.

\*2: Rating at a gear cycle of  $\times$  1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equation with 1/2, 1/4, 1/8, respectively.


Equation:  $(2 - n/2) \times t_{CYC} - 25$ 



#### (6) Ready Input Timing

 $(V_{\rm Cc}5 = 5.0 \text{ V} \pm 10\%, \text{ V}_{\rm SS} = \text{AV}_{\rm SS} = 0.0 \text{ V}, \text{ T}_{\rm A} = -40^{\circ}\text{C to } +70^{\circ}\text{C})$  $(V_{\rm Cc}5 = V_{\rm Cc}3 = 2.7 \text{ V to } 3.6 \text{ V}, \text{ V}_{\rm SS} = \text{AV}_{\rm SS} = 0.0 \text{ V}, \text{ T}_{\rm A} = -40^{\circ}\text{C to } +70^{\circ}\text{C})$ 

Parameter	Symbol Pin name		Condition	Val	lue	Unit	Remarks
Falameter	Symbol	Symbol Fill hame		Min	Max	Unit	nemarks
RDY set up time $\rightarrow$ CLK $\downarrow$	trdys	RDY, CLK		15	_	ns	
$CLK \downarrow \rightarrow RDY$ hold time	<b>t</b> rdyh	RDY, CLK		0		ns	




#### (7) Hold Timing

	$(V_{cc}5 = V_{cc}3 = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ I}_{A} = -40^{\circ}\text{C to} + 70^{\circ}\text{C})$											
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks					
Farameter	Symbol		condition	Min	Max	Unit	neillaiks					
BGRNT delay time	tchbgl	CLK, BGRNT		—	6	ns						
	tснван	CLK, BGRNT		_	6	ns						
Pin floating $\rightarrow \overline{\text{BGRNT}} \downarrow \text{time}$	<b>t</b> xhal	BGRNT		tcvc – 10	tcvc + 10	ns						
BGRNT $\uparrow \rightarrow$ pin valid time	tнанv	BGRNT		tcvc – 10	tcyc + 10	ns						

 $(V_{\rm Cc}5 = 5.0 \text{ V} \pm 10\%, \text{ V}_{\rm SS} = \text{AV}_{\rm SS} = 0.0 \text{ V}, \text{ T}_{\rm A} = -40^{\circ}\text{C to} + 70^{\circ}\text{C})$  $(V_{\rm Cc}5 = V_{\rm Cc}3 = 2.7 \text{ V to } 3.6 \text{ V}, \text{ V}_{\rm SS} = \text{AV}_{\rm SS} = 0.0 \text{ V}, \text{ T}_{\rm A} = -40^{\circ}\text{C to} + 70^{\circ}\text{C})$ 

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

Note : There is a delay time of more than 1 cycle from BRQ input to BGRNT change.



#### (8) Normal DRAM Mode Read/Write Cycle

			,		alue		,
Parameter	Symbol	Pin name	Condition	Min	Max	Unit	Remarks
	<b>t</b> clrah	CLK, RAS0, RAS1			6	ns	
RAS delay time	<b>t</b> CHRAL	CLK, RAS0, RAS1			6	ns	
	tclcasl	CLK, CS0H, CS0L, CS1H, CS1L		_	6	ns	
CAS delay time	<b>t</b> clcash	CLK, CS0H, CS0L, CS1H, CS1L	-		6	ns	
ROW address delay time	<b>t</b> CHRAV	CLK, A24 to A00	-		15	ns	
COLUMN address delay time	<b>t</b> CHCAV	CLK, A24 to A00		_	15	ns	
DW delay time	<b>t</b> CHDWL	CLK, DW0, DW1			15	ns	
DW delay time	tсноwн	CLK, DW0, DW1			15	ns	
Output data delay time	tchdv1	CLK, D31 to D16		_	15	ns	
RAS $\downarrow \rightarrow$ valid data input time	trldv	RAS0, RAS1, D31 to D16		_	5/2×tcvc - 16	ns	*1 *2
CAS $\downarrow \rightarrow$ valid data input time	tcldv	CS0H, CS0L, CS1H, CS1L, D31 to D16			tcyc – 17	ns	*1
CAS $\uparrow \rightarrow$ data hold time	<b>t</b> CADH	CS0H, CS0L, CS1H, CS1L, D31 to D16		0	—	ns	

 $(V_{cc}5 = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{cc}5 = V_{cc}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 


tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

\*1: When Q1 cycle or Q4 cycle is extended for 1 cycle, add toyc time to this rating.

\*2: Rating at a gear cycle of  $\times$  1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equation with 1/2, 1/4, 1/8, respectively.

Equation:  $(3 - n/2) \times t_{CYC} - 16$ 



#### (9) Normal DRAM Mode Fast Page Read/Write Cycle


 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to} + 70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to} 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to} + 70^{\circ}\text{C})$ 

Parameter	Symbol	Symbol Pin name		Va	lue	Unit	Remarks
Faiametei	Symbol	Fiii liaine	Condition -	Min	Max	Unit	nemarks
RAS delay time	<b>t</b> CLRAH	CLK, RAS0, RAS1		_	6	ns	
CAS dolou time	tclcasl	CLK, CS0H, CS0L, CS1H, CS1L		_	6	ns	
CAS delay time	<b>t</b> clcash	CLK, CS0H, CS0L, CS1H, CS1L		_	6	ns	
COLUMN address delay time	<b>t</b> CHCAV	CLK, A24 to A00		_	15	ns	
DW delay time	tchdwh	CLK, DW0, DW1			15	ns	
Output data delay time	tchdv1	CLK, D31 to D16		_	15	ns	
$\begin{array}{l} CAS \downarrow \rightarrow valid \ data \ input \\ time \end{array}$	tcldv	CS0H, CS0L, CS1H, CS1L,D31 to D16		_	tcvc – 17	ns	*
CAS $\uparrow \rightarrow$ data hold time	<b>t</b> CADH	CS0H, CS0L, CS1H, CS1L, D31 to D16		0	_	ns	

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

\*: When Q4 cycle is extended for 1 cycle, add toro time to this rating.






FUJITSU

#### (10) Single DRAM Timing

Devementer	Symbol	Din nomo	Condition	Va	lue	llmit	Domorko
Parameter	Symbol	Pin name	Condition	Min	Max	Unit	Remarks
PAS dolov timo	tclrah2	CLK, RAS0, RAS1			6	ns	
RAS delay time	tCHRAL2	CLK, RAS0, RAS1			6	ns	
	tchcasl2	CLK, CS0H, CS0L, CS1H, CS1L		—	$n/2 \times t_{CYC}$	ns	
CAS delay time	tchcash2	CLK, CS0H, CS0L, CS1H, CS1L		_	6	ns	
ROW address delay time	tchrav2	CLK, A24 to A00		_	15	ns	
COLUMN address delay time	tchcav2	CLK, A24 to A00		—	15	ns	
DW dolov time	tCHDWL2	CLK, DW0, DW1			15	ns	
DW delay time	tchdwh2	CLK, DW0, DW1			15	ns	
Output data delay time	tchdv2	CLK, D31 to D16		_	15	ns	
$\begin{array}{c} \text{CAS} \downarrow \rightarrow \text{Valid data input} \\ \text{time} \end{array}$	tcldv2	CS0H, CS0L, CS1H, CS1L, D31 to D16		_	(1−n/2)× tcvc − 17	ns	
CAS $\uparrow \rightarrow$ data hold time	tcadh2	CS0H, CS0L, CS1H, CS1L, D31 to D16		0	_	ns	

 $(V_{\rm Cc}5=5.0~V~\pm10\%,~V_{\rm SS}=AV_{\rm SS}=0.0~V,~T_{\rm A}=-40^{\circ}C~to~+70^{\circ}C)$   $(V_{\rm Cc}5=V_{\rm Cc}3=2.7~V~to~3.6~V,~V_{\rm SS}=AV_{\rm SS}=0.0~V,~T_{\rm A}=-40^{\circ}C~to~+70^{\circ}C)$ 

teve (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."




#### (11) Hyper DRAM Timing

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min	Max	Unit	Remarks
PAS dolov timo	tclrah3	CLK, RAS0, RAS1		_	6	ns	
RAS delay time	tchral3	CLK, RAS0, RAS1			6	ns	
	tchcasl3	CLK, CS0H, CS0L, CS1H, CS1L		_	$n/2 \times t_{CYC}$	ns	
CAS delay time	tснсаянз	CLK, CS0H, CS0L, CS1H, CS1L		_	6	ns	
ROW address delay time	tснвауз	CLK, A24 to A00		_	15	ns	
COLUMN address delay time	tснсаvз	CLK, A24 to A00		_	15	ns	
	tchrl3	CLK, RD	—	—	15	ns	
RD delay time	tснвнз	CLK, RD		_	15	ns	
	tclrl3	CLK, RD		—	15	ns	
DW delay time	tchdwl3	CLK, DW0, DW1		—	15	ns	
Dw delay lime	tсноwнз	CLK, DW0, DW1		_	15	ns	
Output data delay time	tсноvз	CLK, D31 to D16		_	15	ns	
$\begin{array}{l} \text{CAS} \downarrow \rightarrow \text{valid data input} \\ \text{time} \end{array}$	tcldv3	CS0H, CS0L, CS1H, CS1L, D31 to D16		_	tсүс – 17	ns	
CAS $\downarrow \rightarrow$ data hold time	tсарнз	CS0H, CS0L, CS1H, CS1L, D31 to D16		0	_	ns	

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 


teve (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."



#### (12) CBR Refresh


# $(V_{\rm Cc}5=5.0~V~\pm10\%,~V_{\rm SS}=AV_{\rm SS}=0.0~V,~T_{\rm A}=-40^{\circ}C~to~+70^{\circ}C)$ $(V_{\rm Cc}5=V_{\rm Cc}3=2.7~V~to~3.6~V,~V_{\rm SS}=AV_{\rm SS}=0.0~V,~T_{\rm A}=-40^{\circ}C~to~+70^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
	Symbol	Fill liallie	Condition	Min	Max	Unit	
RAS delay time	<b>t</b> CLRAH	CLK, RAS0, RAS1		_	6	ns	
hAS delay time	<b>t</b> CHRAL	CLK, RAS0, RAS1		_	6	ns	
CAS delay time	<b>t</b> CLCASL	CLK, CS0H, CS0L, CS1H, CS1L		_	6	ns	
CAS delay time	tclcash	CLK, CS0H, CS0L, CS1H, CS1L			6	ns	



#### (13) Self Refresh

	$(V_{cc}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AV}_{ss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ $(V_{cc}5 = V_{cc}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AV}_{ss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$									
Deremeter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks			
Parameter	Symbol	Pin name	Condition	Min	Max	Unit	nemarks			
RAS delay time	<b>t</b> CLRAH	CLK, RAS0, RAS1		_	6	ns				
HAS delay time	<b>t</b> CHRAL	CLK, RAS0, RAS1		_	6	ns				
CAS dolou timo	<b>t</b> CLCASL	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns				
CAS delay time	<b>t</b> clcash	CLK, CS0H, CS0L, CS1H, CS1L	<b>†</b>		6	ns				



FUJITSU

#### DS07-16301-6E


#### (14) UART Timing

	\ -			0 V, VSS – AVS			
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
i arameter	Cymbol	1 III Hame	Contaition	Min	Max	onic	
Serial clock cycle time	tscyc	—		$8 \times t_{CYCP}$	—	ns	
$SCLK \downarrow \to SCLK \uparrow$	<b>t</b> sclch	_		$4 \times t_{CYCP} - 10$	$4 \times t_{\text{CYCP}}$ +10	ns	
$SCLK \uparrow \to SCLK \downarrow$	<b>t</b> schcl	—	Internal	$4 \times t_{CYCP} - 10$	$4 \times t_{\text{CYCP}} + 10$	ns	
SCLK $\downarrow \rightarrow$ SOUT delay time	<b>t</b> slov	_	shift clock	-80	+80	ns	
$Valid\;SIN\toSCLK\;\uparrow$	<b>t</b> ivsh	_	mode	100		ns	
SCLK $\uparrow \rightarrow$ valid SIN hold time	tsнix	_	*	60	_	ns	
Serial clock "H" pulse width	tshsl	—		$4  imes t_{CYCP}$	_	ns	
Serial clock "L" pulse width	<b>t</b> slsh	_		4  imes tсуср		ns	
SCLK $\downarrow \rightarrow$ SOUT delay time	tslov	—	External shift clock	_	150	ns	
Valid SIN $\rightarrow$ SCLK $\uparrow$	tıvsн	—	mode	60	_	ns	
SCLK $\uparrow \rightarrow$ valid SIN hold time	tsніх	—	• 	60		ns	

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

tcycp: A cycle time of peripheral system clock

Note : This rating is for AC characteristics in CLK synchronous mode.




#### (15) Trigger System Input Timing

 $(V_{cc}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AV}_{ss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C to} + 70^{\circ}\text{C})$  $(V_{cc}5 = V_{cc}3 = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = \text{AV}_{ss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C to} + 70^{\circ}\text{C})$ 

Doromotor	Symbol	Pin name	Condition	Value		Unit	Remarks
Parameter Symb	Symbol	Finname	Condition	Min	Max	Unit	nemarks
A/D start trigger input time	tтrgн, tтrgl	ATG		$5  imes t_{CYCP}$	_	ns	
PWM external trigger input time	tтrgн, tтrgl	TRG0 to TRG3		$5  imes t_{CYCP}$		ns	

 $t_{\mbox{\scriptsize CYCP}}$ : A cycle time of peripheral system clock




#### (16) DMA Controller Timing

Demonster	0		o	Value			
Parameter	Symbol	Pin name	Condition	Min	Max	Unit	Remarks
DREQ input pulse width	<b>t</b> DRWH	DREQ0 to DREQ2		$2 \times t$ cyc		ns	
DACK delay time (Normal bus) (Normal DRAM)	tcldl	CLK, DACK0 to DACK2		_	6	ns	
	tcldн	CLK, DACK0 to DACK2		_	6	ns	
EOP delay time (Normal bus) (Normal DRAM)	tclel	CLK, EOP0 to EOP2		_	6	ns	
	tсleн	CLK, EOP0 to EOP2		_	6	ns	
DACK delay time (Single DRAM) (Hyper DRAM)	<b>t</b> CHDL	CLK, DACK0 to DACK2		—	$n/2 \times t_{CYC}$	ns	
	tснон	CLK, DACK0 to DACK2		—	6	ns	
EOP delay time (Single DRAM) (Hyper DRAM)	<b>t</b> CHEL	CLK, EOP0 to EOP2		_	$n/2 \times t_{CYC}$	ns	
	tснен	CLK, EOP0 to EOP2		_	6	ns	

 $(V_{\rm CC}5=5.0~V~\pm10\%,~V_{\rm SS}=AV_{\rm SS}=0.0~V,~T_{\rm A}=-40^{\circ}C~to~+70^{\circ}C)$   $(V_{\rm CC}5=V_{\rm CC}3=2.7~V~to~3.6~V,~V_{\rm SS}=AV_{\rm SS}=0.0~V,~T_{\rm A}=-40^{\circ}C~to~+70^{\circ}C)$ 

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."



#### 5. A/D Converter Block Electrical Characteristics


$(AV_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ AV}_{SS} = 0.0 \text{ V}, \text{ AVRH} = 2.7 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$							
Parameter	Symbol	Pin name	Value				
Falameter	Symbol	Fininame	Min	Тур	Мах	x Unit	
Resolution	_			10	10	bit	
Total error	_			_	±4.0	LSB	
Linearity error			_		±3.5	LSB	
Differentiation linearity error					±2.0	LSB	
Zero transition voltage	Vот	AN0 to AN3	AVRL – 1.5 LSB	AVRL + 0.5 LSB	AVRL + 2.5 LSB	V	
Full-scale transition voltage	VFST	AN0 to AN3	AVRH – 4.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	V	
Conversion time	_		5.6 * <sup>1</sup>			μs	
Analog port input current	IAIN	AN0 to AN3		0.1	10	μA	
Analog input voltage	VAIN	AN0 to AN3	AVss		AVRH	V	
Reference voltage	_	AVRH	AVss		AVcc	V	
Device events evenent	la	AVcc	_	4		mA	
Power supply current	Іан	AVcc	—		5 * <sup>2</sup>	μA	
Deference voltage europhy europt	IR	AVRH	_	200	_	μA	
Reference voltage supply current	Івн	AVRH			5 * <sup>2</sup>	μA	
Conversion variance between channels		AN0 to AN3	_		4	LSB	

\*1: AVcc = 2.7 V to 3.6 V

\*2: Current value for A/D converters not in operation, CPU stop mode (Vcc = AVcc = AVRH = 3.6 V)

Notes: • As the absolute value of AVRH decreases, relative error increases.

• Output impedance of external circuit of analog input under following conditions; Output impedance of external circuit < 10 k $\Omega$ . If output impedance of external circuit is too high, analog voltage sampling time may be too short for accurate sampling (sampling time is 5.6 µs for a machine clock of 25 MHz).



### 6. A/D Converter Glossary

#### Resolution


The smallest change in analog voltage detected by A/D converter.

• Linearity error

A deviation of actual conversion characteristic from a line connecting the zero-traction point (between "00 0000 0000"  $\leftrightarrow$  "00 0000 0001") to the full-scale transition point (between "11 1111 1110"  $\leftrightarrow$  "11 1111 1111").


• Differential linearity error

A deviation of a step voltage for changing the LSB of output code from ideal input voltage.




#### • Total error

A difference between actual value and theoretical value. The overall error includes zero-transition error, full-scale transition error and linearity error.




### REFERENCE DATA

#### (1) Operating frequency vs. Icc characteristics




#### (2) Vcc vs. Icc characteristics




### ■ ORDERING INFORMATION

Part number	Package	Remarks
MB91101APMC	100-pin Plastic LQFP (FPT-100P-M20)	
MB91101APF	100-pin Plastic QFP	
MB91101APF-G-JNE1	(FPT-100P-M06)	

### PACKAGE DIMENSIONS







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

96

#### (Continued)






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

### ■ MAJOR CHANGES IN THIS EDITION

Page	Section	Change Results
95		Added the part number as follows. MB91101APF-G-JNE1

The vertical lines marked in the left side of the page show the changes.



### FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 *http://jp.fujitsu.com/fsl/en/* 

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

#### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### **Asia Pacific**

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department