



---

The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix "MB". However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix "CY".

#### **How to Check the Ordering Part Number**

1. Go to [www.cypress.com/pcn](http://www.cypress.com/pcn).
2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
3. Click the corresponding title from the search results.
4. Download the Affected Parts List file, which has details of all changes

#### **For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to [www.cypress.com](http://www.cypress.com).

The MB90360E-series, loaded 1 channel FULL-CAN\* interface and Flash ROM, is general-purpose Cypress 16-bit microcontroller designing for automotive and industrial applications. Its main feature is the on-board CAN Interfaces, which conform to Ver 2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal FULL-CAN approach. With the new 0.35  $\mu$ m CMOS technology, Cypress now offers on-chip Flash ROM program memory up to 64 Kbytes.

The power supply (3 V) is supplied to the MCU core from an internal regulator circuit. This creates a major advantage in terms of EMI and power consumption.

The internal PLL clock frequency multiplier provides an internal 42 ns instruction execution time from an external 4 MHz clock. Also, main and sub clock can be monitored independently using the clock supervisor function.

The unit features a 4-channel input capture unit 1 channel 16-bit free running timer, 2-channel LIN-UART, and 16-channel 8/10-bit A/D converter as the peripheral resource.

\*: Controller Area Network (CAN) - License of Robert Bosch GmbH

## Features

### Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by 2 on oscillation clock and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz)
- Operation by sub clock : internal operating clock frequency: up to 50 kHz (for operating with 100 kHz oscillation clock divided two and devices without S-suffix only) is available
- Minimum execution time of instruction: 42 ns (when operating with 4-MHz oscillation clock and 6-time multiplied PLL clock)

### Clock supervisor (MB90x367x only)

- Main clock or sub clock is monitored independently

### Instruction system best suited to controller

- 16 Mbytes CPU memory space
- 24-bit internal addressing
- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions with sign and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

### Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

### Increased processing speed

4-byte instruction queue

### Powerful interrupt function

- Powerful 8-level, 34-condition interrupt feature
- Up to 8 channels external interrupts are supported

### Automatic data transfer function independent of CPU

Expanded intelligent I/O service function (EI<sup>2</sup>OS) : up to 16 channels

### Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Main timer mode (timebase timer mode that is transferred from main clock mode)
- PLL timer mode (timebase timer mode that is transferred from PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only, devices without S-suffix)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode

### Process

CMOS technology

### I/O port

General purpose input/output port (CMOS output) :

- 34 ports (devices without S-suffix)
- 36 ports (devices with S-suffix)

### Sub clock pin (X0A and X1A)

- Provided (used for external oscillation), devices without S-suffix
- Not provided, devices with S-suffix

### Timer

- Timebase timer, watch timer (device without S-suffix) , watchdog timer: 1 channel

- 8/16-bit PPG timer: 8-bit × 4 channels or 16-bit × 2 channels
- 16-bit reload timer: 2 channels
- 16-bit input/output timer
  - 16-bit free-run timer: 1 channel (FRT0: ICU 0/1/2/3)
  - 16-bit input capture: (ICU) : 4 channels

#### **FULL-CAN interface: 1 channel**

- Compliant with CAN specifications Version 2.0 Part A and B
- 16 message buffers are built in
- CAN wake-up function

#### **LIN-UART: 2 channels**

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available

#### **DTP/External interrupt: up to 8 channels, CAN wakeup: up to 1 channel**

Module for activation of expanded intelligent I/O service (EI<sup>2</sup>OS) and generation of external interrupt by external input

#### **Delay interrupt generator module**

Generates interrupt request for task switching

#### **8/10-bit A/D converter: 16 channels**

- Resolution is selectable between 8-bit and 10-bit
- Activation by external trigger input is allowed
- Conversion time: 3 µs (at 24-MHz machine clock, including sampling time)

#### **Address matching detection (program patch) function**

Address matching detection for 6 address pointers

#### **Low voltage/CPU operation detection reset (devices with T-suffix)**

- Detects low voltage (4.0 V ± 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms: external 4 MHz)

#### **Capable of changing input voltage for port**

Automotive/CMOS-Schmitt input level (initial level is Automotive in single-chip mode)

#### **Flash memory security function**

Protects the content of Flash memory (MB90F362x, MB90F367x only)

## Contents

<b>Product Lineup</b> .....	<b>3</b>
<b>Pin Assignment</b> .....	<b>6</b>
<b>Pin Description</b> .....	<b>7</b>
<b>I/O Circuit Type</b> .....	<b>10</b>
<b>Handling Devices</b> .....	<b>13</b>
<b>Block Diagrams</b> .....	<b>16</b>
<b>Memory Map</b> .....	<b>20</b>
<b>I/O Map</b> .....	<b>21</b>
<b>CAN Controllers</b> .....	<b>28</b>
<b>Interrupt Factors, Interrupt Vectors, Interrupt Control Register</b> .....	<b>35</b>
<b>Electrical Characteristics</b> .....	<b>37</b>
Absolute Maximum Ratings .....	37
Recommended Conditions .....	39
DC Characteristics .....	40
<b>AC Characteristics</b> .....	<b>43</b>
<b>Clock Timing</b> .....	<b>43</b>
<b>Reset Standby Input</b> .....	<b>46</b>
<b>Power-on Reset</b> .....	<b>47</b>
<b>LIN-UART0/1</b> .....	<b>48</b>
<b>Trigger Input Timing</b> .....	<b>52</b>
<b>Timer Related Resource Input Timing</b> .....	<b>53</b>
<b>Timer Related Resource Output Timing</b> .....	<b>53</b>
<b>A/D Converter</b> .....	<b>54</b>
Definition of A/D Converter Terms .....	57
Flash Memory Program/Erase Characteristics .....	58
<b>Ordering Information</b> .....	<b>59</b>
<b>Package Dimension</b> .....	<b>60</b>
<b>Major Changes</b> .....	<b>61</b>

## 1. Product Lineup

Features	MB90362E	MB90362TE	MB90362ES	MB90362TES	MB90V340E-101	MB90V340E-102
Type	MASK ROM product				Evaluation product	
CPU	F <sup>2</sup> MC-16LX CPU					
System clock	PLL clock multiplier (× 1, × 2, × 3, × 4, × 6, 1/2 when PLL stops) Minimum instruction execution time: 42 ns (4 MHz oscillation clock, PLL × 6)					
Sub clock pin (X0A, X1A)	Yes		No	No	Yes	
Clock supervisor	No					
ROM	MASK ROM, 64 Kbytes				External	
RAM capacitance	3 Kbytes				30 Kbytes	
CAN interface	1 channel				3 channels	
LIN-UART	2 channels					
Low voltage/CPU operation detection reset	No	Yes	No	Yes	No	
Package	LQFP-48P				PGA-299C	
Emulator-specific power supply *	—				Yes	
Corresponding evaluation product	MB90V340E-102		MB90V340E-101		—	

\*: It is setting of Jumper switch (TOOL VCC) when emulator (MB2147-01) is used. Please refer to the Emulator hardware manual for the details.

Features	MB90F362E	MB90F362TE	MB90F362ES	MB90F362TES
Type	Flash memory product			
CPU	F <sup>2</sup> MC-16LX CPU			
System clock	PLL clock multiplier (× 1, × 2, × 3, × 4, × 6, 1/2 when PLL stops) Minimum instruction execution time: 42 ns (4 MHz oscillation clock, PLL × 6)			
Sub clock pin (X0A, X1A)	Yes			No
Clock supervisor	No			
ROM	Flash memory, 64 Kbytes			
RAM capacitance	3 Kbytes			
CAN interface	1 channel			
LIN-UART	2 channels			
Low voltage/CPU operation detection reset	No	Yes	No	Yes
Package	LQFP-48P			
Corresponding evaluation product	MB90V340E-102		MB90V340E-101	


Features	MB90367E	MB90367TE	MB90367ES	MB90367TES	MB90V340E-103	MB90V340E-104		
Type	MASK ROM product				Evaluation product			
CPU	F <sup>2</sup> MC-16LX CPU							
System clock	PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) Minimum instruction execution time: 42 ns (4 MHz oscillation clock, PLL × 6)							
Sub clock pin (X0A, X1A)	Yes			No				
Clock supervisor			Yes					
ROM	MASK ROM, 64 Kbytes				External			
RAM capacitance	3 Kbytes				30 Kbytes			
CAN interface	1 channel				3 channels			
LIN-UART	2 channels							
Low voltage/CPU operation detection reset	No	Yes	No	Yes	No			
Package	LQFP-48P				PGA-299C			
Emulator-specific power supply *	—				Yes			
Corresponding EVA product	MB90V340E-104		MB90V340E-103		—			

\*: It is setting of Jumper switch (TOOL VCC) when emulator (MB2147-01) is used. Please refer to the Emulator hardware manual for the details.

Features	MB90F367E	MB90F367TE	MB90F367ES	MB90F367TES		
Type	Flash memory product					
CPU	F <sup>2</sup> MC-16LX CPU					
System clock	PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) Minimum instruction execution time: 42 ns (4 MHz oscillation clock, PLL × 6)					
Sub clock pin (X0A, X1A)	Yes		No			
Clock supervisor	Yes					
ROM	Flash memory, 64 Kbytes					
RAM capacitance	3 Kbytes					
CAN interface	1 channel					
LIN-UART	2 channels					
Low voltage/CPU operation detection reset	No	Yes	No	Yes		
Package	LQFP-48P					
Corresponding EVA product	MB90V340E-104		MB90V340E-103			

## 2. Pin Assignment

■ MB90F362E/TE/ES/TES, MB90362E/TE/ES/TES, MB90F367E/TE/ES/TES, MB90367E/TE/ES/TES



\*1 : MB90F362E/TE, MB90362E/TE, MB90F367E/TE, MB90367E/TE : X0A, X1A  
 MB90F362ES/TES, MB90362ES/TES, MB90F367ES/TES, MB90367ES/TES : P40, P41

\*2 : High current output port

### 3. Pin Description

Pin No.	Pin name	I/O circuit type*	Function
1	AV <sub>CC</sub>	I	V <sub>CC</sub> power input pin for analog circuit.
2	AVR	—	Power (V <sub>ref+</sub> ) input pin for A/D converter. It should be below V <sub>CC</sub> .
3 to 8	P60 to P65	H	General-purpose I/O port.
	AN0 to AN5		Analog input pins for A/D converter.
9, 10	P66, P67	H	General-purpose I/O port.
	AN6, AN7		Analog input pins for A/D converter.
	PPGC (D), PPGE (F)		Output pins for PPG.
11	P80	F	General-purpose I/O port.
	ADTG		Trigger input pin for A/D converter.
	INT12R		External interrupt request input pin for INT12.
12 to 14	P50 to P52	H	General-purpose I/O port (P50 has different I/O circuit type from MB90V340E).
	AN8 to AN10		Analog input pins for A/D converter.
15	P53	H	General-purpose I/O port.
	AN11		Analog input pin for A/D converter.
	TIN3		Event input pin for reload timer 3.
16	P54	H	General-purpose I/O port.
	AN12		Analog input pin for A/D converter.
	TOT3		Output pin for reload timer 3
	INT8		External interrupt request input pin for INT8.
17 to 19	P55 to P57	H	General-purpose I/O port.
	AN13 to AN15		Analog input pins for A/D converter.
	INT10, INT11, INT13		External interrupt request input pins for INT10, INT11, INT13.
20	MD2	D	Input pin for operation mode specification.
21, 22	MD1, MD0	C	Input pins for operation mode specification.
23	<u>RST</u>	E	Reset input pin.
24	V <sub>CC</sub>	—	Power input pin (3.5 V to 5.5 V).
25	V <sub>SS</sub>	—	Power input pin (0 V).
26	C	I	Power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 $\mu$ F ceramic condenser.

(Continued)

Pin No.	Pin name	I/O circuit type*	Function
27	X0	A	Oscillation input pin.
28	X1		Oscillation output pin.
29 to 32	P27 to P24	G	General-purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
	IN3 to IN0		Event input pins for input capture 0 to 3.
	P23, P22		General-purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. High current output port.
33, 34	PPGF (E), PPGD (C)	J	Output pins for PPG.
	P21, P20		General-purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. High current output port.
37	P85	K	General-purpose I/O port.
	SIN1		Serial data input pin for LIN-UART1.
38	P87	F	General-purpose I/O port.
	SCK1		Clock I/O pin for LIN-UART1.
39	P86	F	General-purpose I/O port.
	SOT1		Serial data output pin for LIN-UART1.
40	P43	F	General-purpose I/O port.
	TX1		TX output pin for CAN1 interface.
41	P42	F	General-purpose I/O port.
	RX1		RX input pin for CAN1 interface.
	INT9R		External interrupt request input pin for INT9 (Sub) .
42	P83	F	General-purpose I/O port.
	SOT0		Serial data output pin for LIN-UART0.
	TOT2		Output pin for reload timer 2.
43	P84	F	General-purpose I/O port.
	SCK0		Clock I/O pin for LIN-UART0.
	INT15R		External interrupt request input pin for INT15.






*(Continued)*

*(Continued)*




Pin No.	Pin name	I/O circuit type*	Function
44	P82	K	General-purpose I/O port.
	SIN0		Serial data input pin for LIN-UART0.
	INT14R		External interrupt request input pin for INT14.
	TIN2		Event input pin for reload timer 2.
45	P44	F	General-purpose I/O port (Different I/O circuit type from MB90V340E) .
	FRCK0		Free-run timer 0 clock pin.
46, 47	P40, P41	F	General-purpose I/O port (Devices with S-suffix and MB90V340E-101/103 only) .
	X0A, X1A	B	Oscillation pins for sub clock (Devices without S-suffix and MB90V340E-102/104 only) .
48	AV <sub>SS</sub>	I	V <sub>SS</sub> power input pin for analog circuit.

\*: For the I/O circuit type, refer to "[I/O Circuit Type](#)"

#### 4. I/O Circuit Type




Type	Circuit	Remarks
A		Oscillation circuit: High-speed oscillation feedback resistor = approx. 1 MΩ
B		Oscillation circuit: Low-speed oscillation feedback resistor = approx. 10 MΩ
C		<ul style="list-style-type: none"> <li>■ MASK ROM product: CMOS hysteresis input pin</li> <li>■ Flash memory product: CMOS input pin</li> </ul>
D		<ul style="list-style-type: none"> <li>■ MASK ROM product: CMOS hysteresis input pin</li> <li>■ Flash memory product: <ul style="list-style-type: none"> <li>- CMOS input pin</li> <li>- No Pull-down</li> </ul> </li> </ul>
E		CMOS hysteresis input pin

*(Continued)*

Type	Circuit	Remarks
F	 <p>CMOS hysteresis inputs</p> <p>Automotive inputs</p> <p>Standby control for input shutdown</p>	<ul style="list-style-type: none"> <li>■ CMOS level output</li> <li>■ CMOS hysteresis inputs (With the standby-time input shutdown function)</li> <li>■ Automotive input (With the standby-time input shutdown function)</li> </ul>
G	 <p>Pull-up resistor</p> <p>Pull-up control</p> <p>CMOS hysteresis inputs</p> <p>Automotive inputs</p> <p>Standby control for input shutdown</p>	<ul style="list-style-type: none"> <li>■ CMOS level output</li> <li>■ CMOS hysteresis inputs (With the standby-time input shutdown function)</li> <li>■ Automotive input (With the standby-time input shutdown function)</li> </ul>
H	 <p>CMOS hysteresis inputs</p> <p>Automotive inputs</p> <p>Standby control for input shutdown</p> <p>Analog input</p>	<ul style="list-style-type: none"> <li>■ CMOS level output</li> <li>■ CMOS hysteresis inputs (With the standby-time input shutdown function)</li> <li>■ Automotive input (With the standby-time input shutdown function)</li> <li>■ A/D analog input</li> </ul>

*(Continued)*

*(Continued)*

Type	Circuit	Remarks
I		Protection circuit for power supply input
J		<ul style="list-style-type: none"> <li>■ CMOS level output</li> <li>■ CMOS hysteresis inputs (With the standby-time input shutdown function)</li> <li>■ Automotive input (With the standby-time input shutdown function)</li> </ul>
K		<ul style="list-style-type: none"> <li>■ CMOS level output</li> <li>■ CMOS input (With standby-time input shutdown function)</li> <li>■ Automotive input (With standby-time input shutdown function)</li> </ul>

## 5. Handling Devices

### 1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than  $V_{CC}$  pin or lower than  $V_{SS}$  pin is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{CC}$  pin and  $V_{SS}$  pin.
- The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

Use meticulous care not to exceed the rating.

For the same reason, also be careful not to let the analog power-supply voltage ( $AV_{CC}$ , AVR) exceed the digital power-supply voltage.


### 2. Treatment of unused pins

Leaving unused input pins open may result in permanent damage of the device due to misbehavior or latch-up. Therefore, they must be pulled up or pulled down through resistors. In this case, those resistors should be more than  $2\text{ k}\Omega$ .

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

### 3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



### 4. Precautions for when not using a sub clock signal

If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin and leave the X1A pin open.


### 5. Notes on during operation of PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.

### 6. Power supply pins ( $V_{CC}/V_{SS}$ )

- If there are multiple  $V_{CC}$  and  $V_{SS}$  pins, from the point of view of device design, pins to be of the same potential are connected the inside of the device to prevent malfunction such as latch-up.
- To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the  $V_{CC}$  and  $V_{SS}$  pins to the power supply and ground externally.
- Connect  $V_{CC}$  and  $V_{SS}$  pins to the device from the current supply source at a low impedance.

- As a measure against power supply noise, connect a capacitor of about  $0.1 \mu\text{F}$  as a bypass capacitor between  $V_{CC}$  pin and  $V_{SS}$  pin in the vicinity of  $V_{CC}$  and  $V_{SS}$  pins of the device.



## 7. Pull-up/down resistors

The MB90360E Series does not support internal pull-up/down resistors (Port 2: built-in pull-up resistors) . Use external components where needed.

## 8. Crystal oscillator circuit

Noises around  $X0$  or  $X1$  pin may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from  $X0$ ,  $X1$  pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding  $X0$  and  $X1$  pins with a ground area for stabilizing the operation. Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

## 9. Turning-on sequence of power supply to A/D converter and analog inputs

Make sure to turn on the A/D converter power supply ( $AV_{CC}$  and  $AV_R$ ) and analog inputs (AN0 to AN15) after turning-on the digital power supply ( $V_{CC}$ ).

Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed  $AV_{RH}$  or  $AV_{CC}$  (turning on/off the analog and digital power supplies simultaneously is acceptable).

## 10. Connection of unused pins of A/D converter if A/D converter is not used

Connect unused pins of A/D converter to  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AVR = V_{SS}$ .

## 11. Notes on energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at  $50 \mu\text{s}$  or more (0.2 V to 2.7 V) .

## 12. Stabilization of power supply voltage

A sudden change in the power supply voltage may cause the device to malfunction even within the specified  $V_{CC}$  power supply voltage operating guarantee range. Therefore, the  $V_{CC}$  power supply voltage should be stabilized.

For reference, the power supply voltage should be controlled so that  $V_{CC}$  ripple variations (peak-to-peak value) at commercial frequencies (50 Hz/60 Hz) fall below 10% of the standard  $V_{CC}$  power supply voltage and the coefficient of transient fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

## 13. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

## 14. Notes on using CAN function

To use CAN function, please set '1' to DIRECT bit of CAN direct mode register (CDMR) .

If DIRECT bit is set to '0' (initial value) , wait states will be performed when accessing CAN registers.

Note: Please refer to Hardware Manual of "MB90360E series for detail of CAN Direct Mode Register".

## 15. Flash security function

The security bit is located in the area of the Flash memory.

If protection code  $01_H$  is written in the security bit, the Flash memory is in the protected state by security.

Therefore, please do not write  $01_H$  in this address if you do not use the security function.

Please refer to following table for the address of the security bit.

	Flash memory size	Address for security bit
MB90F362E MB90F362ES MB90F362TE MB90F362TES MB90F367E MB90F367ES MB90F367TE MB90F367TES	Embedded 512 Kbits Flash Memory	$FF0001_H$

## 16. Correspondence with $T_A = +105^\circ C$ or more

There is a restriction of reliability if the product is used exceeding  $T_A = +105^\circ C$ .

Contact the sales or support representative.

It is ensured to write/erase data to the Flash memory between  $T_A = -40^\circ C$  and  $+105^\circ C$ .

## 17. Serial communication


There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.


Retransmit the data if an error occurs because of applying the checksum to the last data in consideration of receiving wrong data due to the noise.

## 6. Block Diagrams


### ■ MB90V340E-101/102



\*: Only for MB90V340E-102


**■ MB90V340E-103/104**


## ■ MB90F362E/TE/ES/TES, MB90362E/TE/ES/TES



\*1: Only for devices without S-suffix


\*2: Only for devices with T-suffix

**■ MB90F367E/TE/ES/TES, MB90367E/TE/ES/TES**


\*1: Only for devices without S-suffix

\*2: Only for devices with T-suffix

## 7. Memory Map



Note: The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referred without using the far specification in the pointer declaration.

For example, an attempt to access  $00C000_H$  practically accesses the value at  $FFC000_H$  in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between  $FF8000_H$  and  $FFFFFH$  is visible in bank 00, while the image between  $FF0000_H$  and  $FF7FFF_H$  is visible only in bank FF.

## 8. I/O Map

Address	Register	Abbrevia-tion	Access	Resource name	Initial value
000000 <sub>H</sub> ,00 0001 <sub>H</sub>		Reserved			
000002 <sub>H</sub>	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXX <sub>B</sub>
000003 <sub>H</sub>		Reserved			
000004 <sub>H</sub>	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXX <sub>B</sub>
000005 <sub>H</sub>	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXX <sub>B</sub>
000006 <sub>H</sub>	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXX <sub>B</sub>
000007 <sub>H</sub>		Reserved			
000008 <sub>H</sub>	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXX <sub>B</sub>
000009 <sub>H</sub> ,00 000A <sub>H</sub>		Reserved			
00000B <sub>H</sub>	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	11111111 <sub>B</sub>
00000C <sub>H</sub>	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	11111111 <sub>B</sub>
00000D <sub>H</sub>		Reserved			
00000E <sub>H</sub>	Input Level Select Register	ILSR0	R/W	Ports	XXXX0XXX <sub>B</sub>
00000F <sub>H</sub>	Input Level Select Register	ILSR1	R/W	Ports	XXXXXXXX <sub>B</sub>
000010 <sub>H</sub> ,00 0011 <sub>H</sub>		Reserved			
000012 <sub>H</sub>	Port 2 Direction Register	DDR2	R/W	Port 2	00000000 <sub>B</sub>
000013 <sub>H</sub>		Reserved			
000014 <sub>H</sub>	Port 4 Direction Register	DDR4	R/W	Port 4	XXX00000 <sub>B</sub>
000015 <sub>H</sub>	Port 5 Direction Register	DDR5	R/W	Port 5	00000000 <sub>B</sub>
000016 <sub>H</sub>	Port 6 Direction Register	DDR6	R/W	Port 6	00000000 <sub>B</sub>
000017 <sub>H</sub>		Reserved			
000018 <sub>H</sub>	Port 8 Direction Register	DDR8	R/W	Port 8	000000X0 <sub>B</sub>
000019 <sub>H</sub>		Reserved			
00001A <sub>H</sub>	Port A Direction Register	DDRA	W	Port A	XXX00XXX <sub>B</sub>
00001B <sub>H</sub> to 00001D <sub>H</sub>		Reserved			
00001E <sub>H</sub>	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	00000000 <sub>B</sub>
00001F <sub>H</sub>		Reserved			

Address	Register	Abbreviation	Access	Resource name	Initial value
000020 <sub>H</sub>	Serial Mode Register 0	SMR0	W, R/W	LIN-UART0	00000000 <sub>B</sub>
000021 <sub>H</sub>	Serial Control Register 0	SCR0	W, R/W		00000000 <sub>B</sub>
000022 <sub>H</sub>	Reception/Transmission Data Register 0	RDR0/TDR0	R/W		00000000 <sub>B</sub>
000023 <sub>H</sub>	Serial Status Register 0	SSR0	R, R/W		00001000 <sub>B</sub>
000024 <sub>H</sub>	Extended Communication Control Register 0	ECCR0	R, W, R/W		000000XX <sub>B</sub>
000025 <sub>H</sub>	Extended Status/Control Register 0	ESCR0	R/W		00000100 <sub>B</sub>
000026 <sub>H</sub>	Baud Rate Generator Register 00	BGR00	R/W, R		00000000 <sub>B</sub>
000027 <sub>H</sub>	Baud Rate Generator Register 01	BGR01	R/W, R		00000000 <sub>B</sub>
000028 <sub>H</sub>	Serial Mode Register 1	SMR1	W, R/W	LIN-UART1	00000000 <sub>B</sub>
000029 <sub>H</sub>	Serial Control Register 1	SCR1	W, R/W		00000000 <sub>B</sub>
00002A <sub>H</sub>	Reception/Transmission Data Register 1	RDR1/TDR1	R/W		00000000 <sub>B</sub>
00002B <sub>H</sub>	Serial Status Register 1	SSR1	R, R/W		00001000 <sub>B</sub>
00002C <sub>H</sub>	Extended Communication Control Register 1	ECCR1	R, W, R/W		000000XX <sub>B</sub>
00002D <sub>H</sub>	Extended Status/Control Register 1	ESCR1	R/W		00000100 <sub>B</sub>
00002E <sub>H</sub>	Baud Rate Generator Register 10	BGR10	R/W, R		00000000 <sub>B</sub>
00002F <sub>H</sub>	Baud Rate Generator Register 11	BGR11	R/W, R		00000000 <sub>B</sub>
000030 <sub>H</sub> to 00003A <sub>H</sub>	Reserved				
00003B <sub>H</sub>	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	00000000 <sub>B</sub>
00003C <sub>H</sub> to 000047 <sub>H</sub>	Reserved				
000048 <sub>H</sub>	PPG C Operation Mode Control Register	PPGCC	W, R/W	16-bit PPG C/D	0X000XX1 <sub>B</sub>
000049 <sub>H</sub>	PPG D Operation Mode Control Register	PPGCD	W, R/W		0X000001 <sub>B</sub>
00004A <sub>H</sub>	PPG C/PPG D Count Clock Select Register	PPGCD	R/W		000000X0 <sub>B</sub>
00004B <sub>H</sub>	Reserved				
00004C <sub>H</sub>	PPG E Operation Mode Control Register	PPGCE	W, R/W	16-bit PPG E/F	0X000XX1 <sub>B</sub>
00004D <sub>H</sub>	PPG F Operation Mode Control Register	PPGCF	W, R/W		0X000001 <sub>B</sub>
00004E <sub>H</sub>	PPG E/PPG F Count Clock Select Register	PPGEF	R/W		000000X0 <sub>B</sub>
00004F <sub>H</sub>	Reserved				

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
000050 <sub>H</sub>	Input Capture Control Status 0/1	ICS01	R/W	Input Capture 0/1	00000000 <sub>B</sub>
000051 <sub>H</sub>	Input Capture Edge 0/1	ICE01	R/W, R		XXX0X0XX <sub>B</sub>
000052 <sub>H</sub>	Input Capture Control Status 2/3	ICS23	R/W	Input Capture 2/3	00000000 <sub>B</sub>
000053 <sub>H</sub>	Input Capture Edge 2/3	ICE23	R		XXXXXXX <sub>B</sub>
000054 <sub>H</sub> to 000063 <sub>H</sub>	Reserved				
000064 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W	16-bit Reload Timer 2	00000000 <sub>B</sub>
000065 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W		XXXX0000 <sub>B</sub>
000066 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W	16-bit Reload Timer 3	00000000 <sub>B</sub>
000067 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W		XXXX0000 <sub>B</sub>
000068 <sub>H</sub>	A/D Control Status 0	ADCS0	R/W	A/D Converter	000XXX0 <sub>B</sub>
000069 <sub>H</sub>	A/D Control Status 1	ADCS1	R/W, W		000000X <sub>B</sub>
00006A <sub>H</sub>	A/D Data 0	ADCR0	R		00000000 <sub>B</sub>
00006B <sub>H</sub>	A/D Data 1	ADCR1	R		XXXXXX00 <sub>B</sub>
00006C <sub>H</sub>	ADC Setting 0	ADSR0	R/W		00000000 <sub>B</sub>
00006D <sub>H</sub>	ADC Setting 1	ADSR1	R/W		00000000 <sub>B</sub>
00006E <sub>H</sub>	Low Voltage/CPU Operation Detection Reset Control Register	LVRC	R/W, W	Low voltage/CPU operation detection reset	00111000 <sub>B</sub>
00006F <sub>H</sub>	ROM Mirror Function Select	ROMM	W	ROM Mirror	XXXXXXX1 <sub>B</sub>
000070 <sub>H</sub> to 00007F <sub>H</sub>	Reserved				
000080 <sub>H</sub> to 00008F <sub>H</sub>	Reserved for CAN Interface 1. Refer to " <a href="#">CAN Controllers</a> "				
000090 <sub>H</sub> to 00009D <sub>H</sub>	Reserved				
00009E <sub>H</sub>	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	00000000 <sub>B</sub>
00009F <sub>H</sub>	Delayed Interrupt/Release Register	DIRR	R/W	Delayed Interrupt generation module	XXXXXX00 <sub>B</sub>
0000A0 <sub>H</sub>	Low-power Consumption Mode Control Register	LPMCR	W, R/W	Low-Power consumption Control Circuit	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	Clock Selection Register	CKSCR	R, R/W	Low-Power consumption Control Circuit	11111100 <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value	
0000A2 <sub>H</sub> to 0000A7 <sub>H</sub>	Reserved					
0000A8 <sub>H</sub>	Watchdog Control Register	WDTC	R, W	Watchdog Timer	XXXXX111 <sub>B</sub>	
0000A9 <sub>H</sub>	Timebase Timer Control Register	TBTC	W, R/W	Timebase Timer	1XX00100 <sub>B</sub>	
0000AA <sub>H</sub>	Watch Timer Control register	WTC	R, R/W	Watch Timer	1X001000 <sub>B</sub>	
0000AB <sub>H</sub> to 0000AD <sub>H</sub>	Reserved					
0000AE <sub>H</sub>	Flash Control Status (Flash Devices only. Otherwise reserved)	FMCS	R, R/W	Flash Memory	000X0000 <sub>B</sub>	
0000AF <sub>H</sub>	Reserved					
0000B0 <sub>H</sub>	Interrupt Control Register 00	ICR00	W, R/W	Interrupt Control	00000111 <sub>B</sub>	
0000B1 <sub>H</sub>	Interrupt Control Register 01	ICR01	W, R/W		00000111 <sub>B</sub>	
0000B2 <sub>H</sub>	Interrupt Control Register 02	ICR02	W, R/W		00000111 <sub>B</sub>	
0000B3 <sub>H</sub>	Interrupt Control Register 03	ICR03	W, R/W		00000111 <sub>B</sub>	
0000B4 <sub>H</sub>	Interrupt Control Register 04	ICR04	W, R/W		00000111 <sub>B</sub>	
0000B5 <sub>H</sub>	Interrupt Control Register 05	ICR05	W, R/W		00000111 <sub>B</sub>	
0000B6 <sub>H</sub>	Interrupt Control Register 06	ICR06	W, R/W		00000111 <sub>B</sub>	
0000B7 <sub>H</sub>	Interrupt Control Register 07	ICR07	W, R/W		00000111 <sub>B</sub>	
0000B8 <sub>H</sub>	Interrupt Control Register 08	ICR08	W, R/W		00000111 <sub>B</sub>	
0000B9 <sub>H</sub>	Interrupt Control Register 09	ICR09	W, R/W		00000111 <sub>B</sub>	
0000BA <sub>H</sub>	Interrupt Control Register 10	ICR10	W, R/W		00000111 <sub>B</sub>	
0000BB <sub>H</sub>	Interrupt Control Register 11	ICR11	W, R/W		00000111 <sub>B</sub>	
0000BC <sub>H</sub>	Interrupt Control Register 12	ICR12	W, R/W		00000111 <sub>B</sub>	
0000BD <sub>H</sub>	Interrupt Control Register 13	ICR13	W, R/W		00000111 <sub>B</sub>	
0000BE <sub>H</sub>	Interrupt Control Register 14	ICR14	W, R/W		00000111 <sub>B</sub>	
0000BF <sub>H</sub>	Interrupt Control Register 15	ICR15	W, R/W		00000111 <sub>B</sub>	
0000C0 <sub>H</sub> to 0000C9 <sub>H</sub>	Reserved					
0000CA <sub>H</sub>	External Interrupt Enable 1	ENIR1	R/W	External Interrupt 1	00000000 <sub>B</sub>	
0000CB <sub>H</sub>	External Interrupt Source 1	EIRR1	R/W		XXXXXXXX <sub>B</sub>	
0000CC <sub>H</sub>	Detection Level Setting 1	ELVR1	R/W		00000000 <sub>B</sub>	
0000CD <sub>H</sub>					00000000 <sub>B</sub>	
0000CE <sub>H</sub>	External Interrupt Source Select	EISSR	R/W		00000000 <sub>B</sub>	
0000CF <sub>H</sub>	PLL/Sub clock Control Register	PSCCR	W		XXXX0000 <sub>B</sub>	

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
0000D0 <sub>H</sub> to 0000FF <sub>H</sub>			Reserved		
007900 <sub>H</sub> to 007917 <sub>H</sub>			Reserved		
007918 <sub>H</sub>	Reload Register LC	PRLLC	R/W	16-bit PPG C/D	XXXXXXXX <sub>B</sub>
007919 <sub>H</sub>	Reload Register HC	PRLHC	R/W		XXXXXXXX <sub>B</sub>
00791A <sub>H</sub>	Reload Register LD	PRLLD	R/W		XXXXXXXX <sub>B</sub>
00791B <sub>H</sub>	Reload Register HD	PRLHD	R/W		XXXXXXXX <sub>B</sub>
00791C <sub>H</sub>	Reload Register LE	PRLLE	R/W	16-bit PPG E/F	XXXXXXXX <sub>B</sub>
00791D <sub>H</sub>	Reload Register HE	PRLHE	R/W		XXXXXXXX <sub>B</sub>
00791E <sub>H</sub>	Reload Register LF	PRLLF	R/W		XXXXXXXX <sub>B</sub>
00791F <sub>H</sub>	Reload Register HF	PRLHF	R/W		XXXXXXXX <sub>B</sub>
007920 <sub>H</sub>	Input Capture 0	IPCP0	R	Input Capture 0/1	XXXXXXXX <sub>B</sub>
007921 <sub>H</sub>	Input Capture 0	IPCP0	R		XXXXXXXX <sub>B</sub>
007922 <sub>H</sub>	Input Capture 1	IPCP1	R		XXXXXXXX <sub>B</sub>
007923 <sub>H</sub>	Input Capture 1	IPCP1	R		XXXXXXXX <sub>B</sub>
007924 <sub>H</sub>	Input Capture 2	IPCP2	R	Input Capture 2/3	XXXXXXXX <sub>B</sub>
007925 <sub>H</sub>	Input Capture 2	IPCP2	R		XXXXXXXX <sub>B</sub>
007926 <sub>H</sub>	Input Capture 3	IPCP3	R		XXXXXXXX <sub>B</sub>
007927 <sub>H</sub>	Input Capture 3	IPCP3	R		XXXXXXXX <sub>B</sub>
007928 <sub>H</sub> to 00793F <sub>H</sub>			Reserved		
007940 <sub>H</sub>	Timer Data 0	TCDT0	R/W	Free-run Timer 0	00000000 <sub>B</sub>
007941 <sub>H</sub>	Timer Data 0	TCDT0	R/W		00000000 <sub>B</sub>
007942 <sub>H</sub>	Timer Control Status 0	TCCSL0	R/W		00000000 <sub>B</sub>
007943 <sub>H</sub>	Timer Control Status 0	TCCSH0	R/W		0XXXXXXXX <sub>B</sub>
007944 <sub>H</sub> to 00794B <sub>H</sub>			Reserved		
00794C <sub>H</sub>	Timer 2/Reload 2	TMR2/TMRL R2	R/W	16-bit Reload Timer 2	XXXXXXXX <sub>B</sub>
00794D <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794E <sub>H</sub>	Timer 3/Reload 3	TMR3/TMRL R3	R/W	16-bit Reload Timer 3	XXXXXXXX <sub>B</sub>
00794F <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
007950 <sub>H</sub> to 00795F <sub>H</sub>			Reserved		

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value	
007960 <sub>H</sub>	Clock Supervisor Control Register	CSVCR	R, R/W	Clock supervisor	00011100 <sub>B</sub>	
007961 <sub>H</sub> to 00796D <sub>H</sub>	Reserved					
00796E <sub>H</sub>	CAN Direct Mode Register (MB90V340E only)	CDMR	R/W	CAN clock sync	XXXXXXXX0 <sub>B</sub>	
00796F <sub>H</sub> to 0079DF <sub>H</sub>	Reserved					
0079E0 <sub>H</sub>	Detect Address Setting 0	PADR0	R/W	Address Match Detection 0	XXXXXXXX <sub>B</sub>	
0079E1 <sub>H</sub>	Detect Address Setting 0	PADR0	R/W		XXXXXXXX <sub>B</sub>	
0079E2 <sub>H</sub>	Detect Address Setting 0	PADR0	R/W		XXXXXXXX <sub>B</sub>	
0079E3 <sub>H</sub>	Detect Address Setting 1	PADR1	R/W		XXXXXXXX <sub>B</sub>	
0079E4 <sub>H</sub>	Detect Address Setting 1	PADR1	R/W		XXXXXXXX <sub>B</sub>	
0079E5 <sub>H</sub>	Detect Address Setting 1	PADR1	R/W		XXXXXXXX <sub>B</sub>	
0079E6 <sub>H</sub>	Detect Address Setting 2	PADR2	R/W		XXXXXXXX <sub>B</sub>	
0079E7 <sub>H</sub>	Detect Address Setting 2	PADR2	R/W		XXXXXXXX <sub>B</sub>	
0079E8 <sub>H</sub>	Detect Address Setting 2	PADR2	R/W		XXXXXXXX <sub>B</sub>	
0079E9 <sub>H</sub> to 0079EF <sub>H</sub>	Reserved					
0079F0 <sub>H</sub>	Detect Address Setting 3	PADR3	R/W	Address Match Detection 1	XXXXXXXX <sub>B</sub>	
0079F1 <sub>H</sub>	Detect Address Setting 3	PADR3	R/W		XXXXXXXX <sub>B</sub>	
0079F2 <sub>H</sub>	Detect Address Setting 3	PADR3	R/W		XXXXXXXX <sub>B</sub>	
0079F3 <sub>H</sub>	Detect Address Setting 4	PADR4	R/W		XXXXXXXX <sub>B</sub>	
0079F4 <sub>H</sub>	Detect Address Setting 4	PADR4	R/W		XXXXXXXX <sub>B</sub>	
0079F5 <sub>H</sub>	Detect Address Setting 4	PADR4	R/W		XXXXXXXX <sub>B</sub>	
0079F6 <sub>H</sub>	Detect Address Setting 5	PADR5	R/W		XXXXXXXX <sub>B</sub>	
0079F7 <sub>H</sub>	Detect Address Setting 5	PADR5	R/W		XXXXXXXX <sub>B</sub>	
0079F8 <sub>H</sub>	Detect Address Setting 5	PADR5	R/W		XXXXXXXX <sub>B</sub>	
0079F9 <sub>H</sub> to 007BFF <sub>H</sub>	Reserved					
007C00 <sub>H</sub> to 007CFF <sub>H</sub>	Reserved for CAN Interface 1. Refer to " <a href="#">CAN Controllers</a> "					
007D00 <sub>H</sub> to 007DFF <sub>H</sub>	Reserved for CAN Interface 1. Refer to " <a href="#">CAN Controllers</a> "					

*(Continued)*

(Continued)

Address	Register	Abbrevia-tion	Access	Resource name	Initial value
007E00 <sub>H</sub> to 007FFF <sub>H</sub>		Reserved			

Notes:

- Initial value of "X" represents unknown value.
- Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading "X".

## 9. CAN Controllers

- Conforms to CAN Specification Ver 2.0 Part A and Part B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps/s to 2 Mbps/s (when input clock is at 16 MHz)

### List of Control Registers (1)

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
000080 <sub>H</sub>	Message buffer valid register	BVALR	R/W	00000000 00000000 <sub>B</sub>
000081 <sub>H</sub>				
000082 <sub>H</sub>	Transmit request register	TREQR	R/W	00000000 00000000 <sub>B</sub>
000083 <sub>H</sub>				
000084 <sub>H</sub>	Transmit cancel register	TCANR	W	00000000 00000000 <sub>B</sub>
000085 <sub>H</sub>				
000086 <sub>H</sub>	Transmission complete register	TCR	R/W	00000000 00000000 <sub>B</sub>
000087 <sub>H</sub>				
000088 <sub>H</sub>	Receive complete register	RCR	R/W	00000000 00000000 <sub>B</sub>
000089 <sub>H</sub>				
00008A <sub>H</sub>	Remote request receiving register	RRTRR	R/W	00000000 00000000 <sub>B</sub>
00008B <sub>H</sub>				
00008C <sub>H</sub>	Receive overrun register	ROVRR	R/W	00000000 00000000 <sub>B</sub>
00008D <sub>H</sub>				
00008E <sub>H</sub>	Reception interrupt enable register	RIER	R/W	00000000 00000000 <sub>B</sub>
00008F <sub>H</sub>				

**List of Control Registers (2)**

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007D00 <sub>H</sub>	Control status register	CSR	R/W, W R/W, R	0XXXX0X1 00XXX000 <sub>B</sub>
007D01 <sub>H</sub>				
007D02 <sub>H</sub>	Last event indicator register	LEIR	R/W	000X0000 XXXXXXXX <sub>B</sub>
007D03 <sub>H</sub>				
007D04 <sub>H</sub>	Receive and transmit error counter	RTEC	R	00000000 00000000 <sub>B</sub>
007D05 <sub>H</sub>				
007D06 <sub>H</sub>	Bit timing register	BTR	R/W	11111111 X1111111 <sub>B</sub>
007D07 <sub>H</sub>				
007D08 <sub>H</sub>	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D09 <sub>H</sub>				
007D0A <sub>H</sub>	Transmit RTR register	TRTRR	R/W	00000000 00000000 <sub>B</sub>
007D0B <sub>H</sub>				
007D0C <sub>H</sub>	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D0D <sub>H</sub>				
007D0E <sub>H</sub>	Transmit interrupt enable register	TIER	R/W	00000000 00000000 <sub>B</sub>
007D0F <sub>H</sub>				
007D10 <sub>H</sub>	Acceptance mask select register	AMSR	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D11 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D12 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D13 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D14 <sub>H</sub>	Acceptance mask register 0	AMR0	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D15 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D16 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D17 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D18 <sub>H</sub>	Acceptance mask register 1	AMR1	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D19 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D1A <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D1B <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>

**List of Message Buffers (ID Registers)**

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C00 <sub>H</sub> to 007C1F <sub>H</sub>	General-purpose RAM	–	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C20 <sub>H</sub>	ID register 0	IDR0	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C21 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C22 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C23 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C24 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C25 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C26 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C27 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C28 <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C29 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C2A <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C2B <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C2C <sub>H</sub>	ID register 3	IDR3	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C2D <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C2E <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C2F <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C30 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C31 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C32 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C33 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C34 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C35 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C36 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C37 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C38 <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C39 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C3A <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C3B <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C3C <sub>H</sub>	ID register 7	IDR7	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C3D <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C3E <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C3F <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>

*(Continued)*

*(Continued)*

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C40 <sub>H</sub>	ID register 8	IDR8	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
007C41 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C42 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C43 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C44 <sub>H</sub>	ID register 9	IDR9	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
007C45 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C46 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C47 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C48 <sub>H</sub>	ID register 10	IDR10	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
007C49 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C4A <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C4B <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C4C <sub>H</sub>	ID register 11	IDR11	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
007C4D <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C4E <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C4F <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C50 <sub>H</sub>	ID register 12	IDR12	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
007C51 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C52 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C53 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C54 <sub>H</sub>	ID register 13	IDR13	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
007C55 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C56 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C57 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C58 <sub>H</sub>	ID register 14	IDR14	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
007C59 <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C5A <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C5B <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C5C <sub>H</sub>	ID register 15	IDR15	R/W	XXXXXXXX XXXXXXXXX <sub>B</sub>
007C5D <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C5E <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>
007C5F <sub>H</sub>				XXXXXXXX XXXXXXXXX <sub>B</sub>

**List of Message Buffers (DLC Registers and Data Registers)**

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C60 <sub>H</sub>	DLC register 0	DLCR0	R/W	XXXXXXXX <sub>B</sub>
007C61 <sub>H</sub>				
007C62 <sub>H</sub>	DLC register 1	DLCR1	R/W	XXXXXXXX <sub>B</sub>
007C63 <sub>H</sub>				
007C64 <sub>H</sub>	DLC register 2	DLCR2	R/W	XXXXXXXX <sub>B</sub>
007C65 <sub>H</sub>				
007C66 <sub>H</sub>	DLC register 3	DLCR3	R/W	XXXXXXXX <sub>B</sub>
007C67 <sub>H</sub>				
007C68 <sub>H</sub>	DLC register 4	DLCR4	R/W	XXXXXXXX <sub>B</sub>
007C69 <sub>H</sub>				
007C6A <sub>H</sub>	DLC register 5	DLCR5	R/W	XXXXXXXX <sub>B</sub>
007C6B <sub>H</sub>				
007C6C <sub>H</sub>	DLC register 6	DLCR6	R/W	XXXXXXXX <sub>B</sub>
007C6D <sub>H</sub>				
007C6E <sub>H</sub>	DLC register 7	DLCR7	R/W	XXXXXXXX <sub>B</sub>
007C6F <sub>H</sub>				
007C70 <sub>H</sub>	DLC register 8	DLCR8	R/W	XXXXXXXX <sub>B</sub>
007C71 <sub>H</sub>				
007C72 <sub>H</sub>	DLC register 9	DLCR9	R/W	XXXXXXXX <sub>B</sub>
007C73 <sub>H</sub>				
007C74 <sub>H</sub>	DLC register 10	DLCR10	R/W	XXXXXXXX <sub>B</sub>
007C75 <sub>H</sub>				
007C76 <sub>H</sub>	DLC register 11	DLCR11	R/W	XXXXXXXX <sub>B</sub>
007C77 <sub>H</sub>				
007C78 <sub>H</sub>	DLC register 12	DLCR12	R/W	XXXXXXXX <sub>B</sub>
007C79 <sub>H</sub>				
007C7A <sub>H</sub>	DLC register 13	DLCR13	R/W	XXXXXXXX <sub>B</sub>
007C7B <sub>H</sub>				
007C7C <sub>H</sub>	DLC register 14	DLCR14	R/W	XXXXXXXX <sub>B</sub>
007C7D <sub>H</sub>				
007C7E <sub>H</sub>	DLC register 15	DLCR15	R/W	XXXXXXXX <sub>B</sub>
007C7F <sub>H</sub>				

*(Continued)*

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C80 <sub>H</sub> to 007C87 <sub>H</sub>	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C88 <sub>H</sub> to 007C8F <sub>H</sub>	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C90 <sub>H</sub> to 007C97 <sub>H</sub>	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C98 <sub>H</sub> to 007C9F <sub>H</sub>	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CA0 <sub>H</sub> to 007CA7 <sub>H</sub>	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CA8 <sub>H</sub> to 007CAF <sub>H</sub>	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CB0 <sub>H</sub> to 007CB7 <sub>H</sub>	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CB8 <sub>H</sub> to 007CBF <sub>H</sub>	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CC0 <sub>H</sub> to 007CC7 <sub>H</sub>	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CC8 <sub>H</sub> to 007CCF <sub>H</sub>	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CD0 <sub>H</sub> to 007CD7 <sub>H</sub>	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CD8 <sub>H</sub> to 007CDF <sub>H</sub>	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CE0 <sub>H</sub> to 007CE7 <sub>H</sub>	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CE8 <sub>H</sub> to 007CEF <sub>H</sub>	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

*(Continued)*

(Continued)

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007CF0 <sub>H</sub> to 007CF7 <sub>H</sub>	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CF8 <sub>H</sub> to 007CFF <sub>H</sub>	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

## 10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

Interrupt cause	EI <sup>2</sup> OS corresponding	Interrupt vector		Interrupt control register	
		Number	Address	Number	Address
Reset	N	#08	FFFFFD <sub>C</sub> <sub>H</sub>	—	—
INT9 instruction	N	#09	FFFFFD8 <sub>H</sub>	—	—
Exception	N	#10	FFFFFD4 <sub>H</sub>	—	—
Reserved	N	#11	FFFFFD0 <sub>H</sub>	ICR00	0000B0 <sub>H</sub>
Reserved	N	#12	FFFFFC <sub>C</sub> <sub>H</sub>		
CAN 1 reception	N	#13	FFFFFC8 <sub>H</sub>	ICR01	0000B1 <sub>H</sub>
CAN 1 transmission/node status	N	#14	FFFFFC4 <sub>H</sub>		
Reserved	N	#15	FFFFFC0 <sub>H</sub>	ICR02	0000B2 <sub>H</sub>
Reserved	N	#16	FFFFFB <sub>C</sub> <sub>H</sub>		
Reserved	N	#17	FFFFFB8 <sub>H</sub>	ICR03	0000B3 <sub>H</sub>
Reserved	N	#18	FFFFFB4 <sub>H</sub>		
16-bit reload timer 2	Y1	#19	FFFFFB0 <sub>H</sub>	ICR04	0000B4 <sub>H</sub>
16-bit reload timer 3	Y1	#20	FFFFFAC <sub>H</sub>		
Reserved	N	#21	FFFFFA8 <sub>H</sub>	ICR05	0000B5 <sub>H</sub>
Reserved	N	#22	FFFFFA4 <sub>H</sub>		
PPG C/D	N	#23	FFFFFA0 <sub>H</sub>	ICR06	0000B6 <sub>H</sub>
PPG E/F	N	#24	FFFFF9C <sub>H</sub>		
Timebase timer	N	#25	FFFFF98 <sub>H</sub>	ICR07	0000B7 <sub>H</sub>
External interrupt 8 to 11	Y1	#26	FFFFF94 <sub>H</sub>		
Watch timer	N	#27	FFFFF90 <sub>H</sub>	ICR08	0000B8 <sub>H</sub>
External interrupt 12 to 15	Y1	#28	FFFFF8C <sub>H</sub>		
A/D converter	Y1	#29	FFFFF88 <sub>H</sub>	ICR09	0000B9 <sub>H</sub>
16-bit free-run timer 0	N	#30	FFFFF84 <sub>H</sub>		
Reserved	N	#31	FFFFF80 <sub>H</sub>	ICR10	0000BA <sub>H</sub>
Reserved	N	#32	FFFFF7C <sub>H</sub>		
Input capture 0 to 3	Y1	#33	FFFFF78 <sub>H</sub>	ICR11	0000BB <sub>H</sub>
Reserved	N	#34	FFFFF74 <sub>H</sub>		
LIN-UART 0 reception	Y2	#35	FFFFF70 <sub>H</sub>	ICR12	0000BC <sub>H</sub>
LIN-UART 0 transmission	Y1	#36	FFFFF6C <sub>H</sub>		
LIN-UART 1 reception	Y2	#37	FFFFF68 <sub>H</sub>	ICR13	0000BD <sub>H</sub>
LIN-UART 1 transmission	Y1	#38	FFFFF64 <sub>H</sub>		

(Continued)

(Continued)

Interrupt cause	EI <sup>2</sup> OS corresponding	Interrupt vector		Interrupt control register	
		Number	Address	Number	Address
Reserved	N	#39	FFFF60 <sub>H</sub>	ICR14	0000BE <sub>H</sub>
Reserved	N	#40	FFFF5C <sub>H</sub>		
Flash memory	N	#41	FFFF58 <sub>H</sub>	ICR15	0000BF <sub>H</sub>
Delayed interrupt generation module	N	#42	FFFF54 <sub>H</sub>		

Y1 : Usable

Y2 : Usable, with EI<sup>2</sup>OS stop function

N : Unusable

Notes:

- The peripheral resources sharing the ICR register have the same interrupt level.
- When the peripheral resources sharing the ICR register use extended intelligent I/O service, only one can use extended intelligent I/O service at a time.
- When either of the 2 peripheral resources sharing the ICR register specifies extended intelligent I/O service, the other one cannot use interrupts.

## 11. Electrical Characteristics

### 11.1 Absolute Maximum Ratings


Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1</sup>	V <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	
	A <sub>VCC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	V <sub>CC</sub> = A <sub>VCC</sub> <sup>*2</sup>
	AVR	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	A <sub>VCC</sub> ≥ AVR <sup>*2</sup>
Input voltage <sup>*1</sup>	V <sub>I</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	<sup>*3</sup>
Output voltage <sup>*1</sup>	V <sub>O</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	<sup>*3</sup>
Maximum clamp current	I <sub>CLAMP</sub>	-2.0	+2.0	mA	<sup>*6</sup>
Total Maximum clamp current	Σ I <sub>CLAMP</sub>	-	40	mA	<sup>*6</sup>
"L" level maximum output current	I <sub>OL1</sub>	-	15	mA	<sup>*4</sup>
	I <sub>OL2</sub>	-	40	mA	<sup>*5</sup>
"L" level average output current	I <sub>OLAV1</sub>	-	4	mA	<sup>*4</sup>
	I <sub>OLAV2</sub>	-	30	mA	<sup>*5</sup>
"L" level maximum overall output current	ΣI <sub>OL1</sub>	-	125	mA	<sup>*4</sup>
	ΣI <sub>OL2</sub>	-	160	mA	<sup>*5</sup>
"L" level average overall output current	ΣI <sub>OLAV1</sub>	-	40	mA	<sup>*4</sup> +105 °C < T <sub>A</sub> ≤ +125 °C
	ΣI <sub>OLAV2</sub>	-	40	mA	<sup>*5</sup> +105 °C < T <sub>A</sub> ≤ +125 °C
	ΣI <sub>OLAV1</sub>	-	40	mA	<sup>*4</sup> -40 °C ≤ T <sub>A</sub> ≤ +105 °C
	ΣI <sub>OLAV2</sub>	-	40	mA	<sup>*5</sup> -40 °C ≤ T <sub>A</sub> ≤ +105 °C
"H" level maximum output current	I <sub>OH1</sub>	-	-15	mA	<sup>*4</sup>
	I <sub>OH2</sub>	-	-40	mA	<sup>*5</sup>
"H" level average output current	I <sub>OHAV1</sub>	-	-4	mA	<sup>*4</sup>
	I <sub>OHAV2</sub>	-	-30	mA	<sup>*5</sup>
"H" level maximum overall output current	ΣI <sub>OH1</sub>	-	-125	mA	<sup>*4</sup>
	ΣI <sub>OH2</sub>	-	-160	mA	<sup>*5</sup>
"H" level average overall output current	ΣI <sub>OHAV1</sub>	-	-40	mA	<sup>*4</sup> +105 °C < T <sub>A</sub> ≤ +125 °C
	ΣI <sub>OHAV2</sub>	-	-40	mA	<sup>*5</sup> +105 °C < T <sub>A</sub> ≤ +125 °C
	ΣI <sub>OHAV1</sub>	-	-40	mA	<sup>*4</sup> -40 °C ≤ T <sub>A</sub> ≤ +105 °C
	ΣI <sub>OHAV2</sub>	-	-40	mA	<sup>*5</sup> -40 °C ≤ T <sub>A</sub> ≤ +105 °C
Power consumption	P <sub>D</sub>	-	308	mW	Flash memory update not performed
		-	390	mW	Flash memory update performed
Operating temperature	T <sub>A</sub>	-40	+105	°C	
		-40	+125	°C	<sup>*7</sup>
Storage temperature	T <sub>STG</sub>	-55	+150	°C	

*(Continued)*

(Continued)

- \*1: This parameter is based on  $V_{SS} = AV_{SS} = 0$  V.
- \*2: Set  $AV_{CC}$  and  $V_{CC}$  to the same voltage. Make sure that  $AV_{CC}$  does not exceed  $V_{CC}$  and that the voltage at the analog inputs does not exceed  $AV_{CC}$  when the power is switched on.
- \*3:  $V_I$  and  $V_O$  should not exceed  $V_{CC} + 0.3$  V.  $V_I$  should not exceed the specified ratings. However, if the maximum current to/from an input is limited by some means with external components, the  $I_{CLAMP}$  rating supersedes the  $V_I$  rating.
- \*4: Applicable to pins : P24 to P27, P40 to P44, P50 to P57, P60 to P67, P80, P82 to P87
- \*5: Applicable to pins : P20 to P23
- \*6: Applicable to pins: P20 to P27, P40 to P44, P50 to P57, P60 to P67, P80, P82 to P87
  - Use within recommended operating conditions.
  - Use at DC voltage (current) .
  - The +B signal should always be applied a connecting limit resistance between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the  $V_{CC}$  pin, and this may affect other devices.
  - Note that if a +B signal is inputted when the microcontroller power supply is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
  - Care must be taken not to leave the +B input pin open.
  - Recommended circuit sample:

• **Input/output equivalent circuits**



- \*7: There is a restriction of reliability if the product is used exceeding  $T_A = +105$  °C.  
 Contact the sales or support representative.  
 It is ensured to write/erase data to the Flash memory between  $T_A = -40$  °C and +105 °C.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 11.2 Recommended Conditions

 $(V_{SS} = AV_{SS} = 0 \text{ V})$ 


Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	$V_{CC}$ , $AV_{CC}$	4.0	5.0	5.5	V	Under normal operation
		3.5	5.0	5.5	V	Under normal operation when not using the A/D converter and not Flash programming.
		3.0	–	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor	$C_S$	0.1	–	1.0	$\mu\text{F}$	Use a ceramic capacitor or comparable capacitor of the AC characteristics. Bypass capacitor at the $V_{CC}$ pin should be greater than this capacitor.
Operating temperature	$T_A$	–40	–	+105	$^{\circ}\text{C}$	
		–40	–	+125	$^{\circ}\text{C}$	*

\*: There is a restriction of reliability if the product is used exceeding  $T_A = +105 \text{ }^{\circ}\text{C}$ .

Contact the sales or support representative.

It is ensured to write/erase data to the Flash memory between  $T_A = -40 \text{ }^{\circ}\text{C}$  and  $+105 \text{ }^{\circ}\text{C}$ .

### • C Pin Connection Diagram



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.

Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

**11.3 DC Characteristics**
 $(T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input "H" voltage	$V_{IHS}$	–	–	0.8 $V_{CC}$	–	$V_{CC} + 0.3$	V	Pin inputs if CMOS hysteresis input levels are selected (except P82, P85)
	$V_{IHA}$	–	–	0.8 $V_{CC}$	–	$V_{CC} + 0.3$	V	Pin inputs if Automotive input levels are selected
	$V_{IHS}$	–	–	0.7 $V_{CC}$	–	$V_{CC} + 0.3$	V	P82, P85 inputs if CMOS input levels are selected
	$V_{IHR}$	–	–	0.8 $V_{CC}$	–	$V_{CC} + 0.3$	V	$\overline{RST}$ input pin (CMOS hysteresis)
	$V_{IHM}$	–	–	$V_{CC} - 0.3$	–	$V_{CC} + 0.3$	V	MD input pin
Input "L" voltage	$V_{ILS}$	–	–	$V_{SS} - 0.3$	–	0.2 $V_{CC}$	V	Pin inputs if CMOS hysteresis input levels are selected (except P82, P85)
	$V_{ILA}$	–	–	$V_{SS} - 0.3$	–	0.5 $V_{CC}$	V	Pin inputs if Automotive input levels are selected
	$V_{ILS}$	–	–	$V_{SS} - 0.3$	–	0.3 $V_{CC}$	V	P82, P85 inputs if CMOS input levels are selected
	$V_{ILR}$	–	–	$V_{SS} - 0.3$	–	0.2 $V_{CC}$	V	$\overline{RST}$ input pin (CMOS hysteresis)
	$V_{ILM}$	–	–	$V_{SS} - 0.3$	–	$V_{SS} + 0.3$	V	MD input pin
Output "H" voltage	$V_{OH}$	Other than P20 to P23	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -4.0 \text{ mA}$	$V_{CC} - 0.5$	–	–	V	
	$V_{OHI}$	P20 to P23	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -14.0 \text{ mA}$	$V_{CC} - 0.5$	–	–	V	
Output "L" voltage	$V_{OL}$	Other than P20 to P23	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 4.0 \text{ mA}$	–	–	0.4	V	
	$V_{OLI}$	P20 to P23	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 20.0 \text{ mA}$	–	–	0.4	V	
Input leak current	$I_{IL}$	–	$V_{CC} = 5.5 \text{ V}$ , $V_{SS} < V_I < V_{CC}$	–1	–	+ 1	$\mu\text{A}$	
Pull-up resistance	$R_{UP}$	P20 to P27, $\overline{RST}$	–	25	50	100	$\text{k}\Omega$	

*(Continued)*

$(T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}, V_{CC} = 5.0\text{ V} \pm 10\%, f_{CP} \leq 24\text{ MHz}, V_{SS} = AV_{SS} = 0\text{ V})$ 

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks		
				Min	Typ	Max				
Pull-down resistance	$R_{DOWN}$	MD2	—	25	50	100	$\text{k}\Omega$	MB90362E, MB90362ES, MB90362TE, MB90362TES		
Power supply current*	$I_{CC}$	V <sub>CC</sub>	$V_{CC} = 5.0\text{ V}$ , Internal frequency: 24 MHz, At normal operation.	—	35	45	mA			
			$V_{CC} = 5.0\text{ V}$ , Internal frequency: 24 MHz, At writing Flash memory.	—	50	60	mA	Flash memory devices		
			$V_{CC} = 5.0\text{ V}$ , Internal frequency: 24 MHz, At erasing Flash memory.	—	50	60	mA	Flash memory devices		
			$V_{CC} = 5.0\text{ V}$ , Internal frequency: 24 MHz, At sleep mode.	—	12	20	mA			
	$I_{CTS}$		$V_{CC} = 5.0\text{ V}$ , Internal frequency: 2 MHz, At main timer mode	—	0.3	0.8	mA	Devices without T-suffix		
				—	0.4	1.0		Devices with T-suffix		
	$I_{CTSPLL6}$		$V_{CC} = 5.0\text{ V}$ , Internal frequency: 24 MHz, At PLL timer mode, External frequency = 4 MHz	—	4	7	mA			
	$I_{CCL}$		$V_{CC} = 5.0\text{ V}$ Internal frequency: 8 kHz, At sub operation, $T_A = +25^\circ\text{C}$	Stopping clock supervisor	—	40	100	$\mu\text{A}$	MB90F362E, MB90F367E, MB90362E, MB90367E	
				Operating clock supervisor	—	60	150		MB90F367E, MB90367E	
				Stopping clock supervisor	—	90	200		MB90F362TE, MB90F367TE, MB90362TE, MB90367TE	
				Operating clock supervisor	—	110	250		MB90F367TE, MB90367TE	
	$I_{CCLS}$		$V_{CC} = 5.0\text{ V}$ Internal frequency: 8 kHz, At sub sleep, $T_A = +25^\circ\text{C}$	Stopping clock supervisor	—	10	50	$\mu\text{A}$	MB90F362E, MB90F367E, MB90362E, MB90367E	
				Operating clock supervisor	—	30	100		MB90F367E, MB90367E	
				Stopping clock supervisor	—	60	150		MB90F362TE, MB90F367TE, MB90362TE, MB90367TE	
				Operating clock supervisor	—	80	200		MB90F367TE, MB90367TE	

*(Continued)*

*(Continued)*
 $(T_A = -40 \text{ }^{\circ}\text{C} \text{ to } +125 \text{ }^{\circ}\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current*	I <sub>CCT</sub>	V <sub>CC</sub>	$V_{CC} = 5.0 \text{ V}$ Internal frequency: 8 kHz, At watch mode, $T_A = +25^{\circ}\text{C}$	Stopping clock supervisor	–	8	30	MB90F362E, MB90F367E, MB90362E, MB90367E
				Operating clock supervisor	–	30	70	
				Stopping clock supervisor	–	60	130	
				Operating clock supervisor	–	80	170	
	I <sub>CCH</sub>		$V_{CC} = 5.0 \text{ V}$ , At stop mode, $T_A = +25^{\circ}\text{C}$	–	5	25	$\mu\text{A}$	Devices without T-suffix
				–	50	130	$\mu\text{A}$	Devices with T-suffix
Input capacity	C <sub>IN</sub>	Other than AV <sub>CC</sub> , AV <sub>SS</sub> , AVR, V <sub>CC</sub> , V <sub>SS</sub> , C	–	–	5	15	pF	

\*: The power supply current is measured with an external clock.

## 11.4 AC Characteristics



### 11.4.1 Clock Timing

( $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )



Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency*	$f_C$	X0, X1	3	—	16	MHz	1/2 when PLL stops, When using an oscillation circuit
			4	—	16	MHz	PLL $\times 1$ , When using an oscillation circuit
			4	—	12	MHz	PLL $\times 2$ , When using an oscillation circuit
			4	—	8	MHz	PLL $\times 3$ , When using an oscillation circuit
			4	—	6	MHz	PLL $\times 4$ , When using an oscillation circuit
			4	—	4	MHz	PLL $\times 6$ , When using an oscillation circuit
	$f_{CL}$	X0A, X1A	3	—	24	MHz	1/2 when PLL stops, When using an external clock
			4	—	24	MHz	PLL $\times 1$ , When using an external clock
			4	—	12	MHz	PLL $\times 2$ , When using an external clock
			4	—	8	MHz	PLL $\times 3$ , When using an external clock
			4	—	6	MHz	PLL $\times 4$ , When using an external clock
			4	—	4	MHz	PLL $\times 6$ , When using an external clock
Clock cycle time	$t_{CYL}$	X0, X1	62.5	—	333	ns	When using an oscillation circuit
		X0, X1	41.67	—	333	ns	When using an external clock
	$t_{CYLL}$	X0A, X1A	10	30.5	—	$\mu\text{s}$	
Input clock pulse width	$P_{WH}, P_{WL}$	X0	10	—	—	ns	Duty ratio is about 30% to 70%.
	$P_{WHL}, P_{WLL}$	X0A	5	15.2	—	$\mu\text{s}$	
Input clock rise and fall time	$t_{CR}, t_{CF}$	X0	—	—	5	ns	When using external clock
Internal operating clock frequency (machine clock)	$f_{CP}$	—	1.5	—	24	MHz	When using main clock
	$f_{CPL}$	—	—	8.192	50	kHz	When using sub clock
Internal operating clock cycle time (machine clock)	$t_{CP}$	—	41.67	—	666	ns	When using main clock
	$t_{CPL}$	—	20	122.1	—	$\mu\text{s}$	When using sub clock

\*: When selecting the PLL clock, the range of clock frequency is limited. Use this product within range as mentioned in "Relation among external clock frequency and internal clock frequency".

• Clock Timing



- Guaranteed PLL Operation Range




**Guaranteed operation range of MB90360E series**


\*: When using the oscillation circuit, the maximum oscillation clock frequency is 16 MHz.

**11.4.2 Reset Standby Input**
 $(T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V})$ 


Parameter	Symbol	Pin	Value		Unit	Remarks
			Min	Max		
Reset input time	$t_{RSTL}$	$\overline{RST}$	500	—	ns	Under normal operation
			Oscillation time of oscillator* + 100 $\mu\text{s}$	—	$\mu\text{s}$	In stop mode, sub clock mode, sub sleep mode, and watch mode
			100	—	$\mu\text{s}$	In timebase timer mode

\*: Oscillation time of oscillator is the time that the amplitude reaches 90%. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of  $\mu\text{s}$  and several ms. With an external clock, the oscillation time is 0 ms.


**• Under normal operation:**

**• In stop mode, sub clock mode, sub sleep mode, and watch mode:**


**11.4.3 Power-on Reset**
 $(T_A = -40 \text{ }^{\circ}\text{C} \text{ to } +125 \text{ }^{\circ}\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Power on rise time	$t_R$	$V_{CC}$	—	0.05	30	ms	
Power off time	$t_{OFF}$	$V_{CC}$	—	1	—	ms	Due to repetitive operation



Note: If you change the power supply voltage too rapidly, a power-on reset may occur. We recommend that you start up smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.




**11.4.4 LIN-UART0/1**
**■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 0**
 $(T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, V_{CC} = 5.0\text{ V} \pm 10\%, f_{CP} \leq 24\text{ MHz}, V_{SS} = 0\text{ V})$ 


Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK0, SCK1	Internal shift clock mode output pins are $CL = 80\text{ pF} + 1\text{ TTL}$ .	$5 t_{CP}$	–	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{SLOVI}$	SCK0, SCK1, SOT0, SOT1		–50	+50	ns
Valid SIN $\rightarrow SCK \uparrow$	$t_{IVSHI}$	SCK0, SCK1, SIN0, SIN1		$t_{CP} + 80$	–	ns
$SCK \uparrow \rightarrow$ Valid SIN hold time	$t_{SHIXI}$	SCK0, SCK1, SIN0, SIN1		0	–	ns
Serial clock "L" pulse width	$t_{SHSL}$	SCK0, SCK1	External shift clock mode output pins are $CL = 80\text{ pF} + 1\text{ TTL}$ .	$3 t_{CP} - t_R$	–	ns
Serial clock "H" pulse width	$t_{SLSH}$	SCK0, SCK1		$t_{CP} + 10$	–	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{SLOVE}$	SCK0, SCK1, SOT0, SOT1		–	$2 t_{CP} + 60$	ns
Valid SIN $\rightarrow SCK \uparrow$	$t_{IVSHE}$	SCK0, SCK1, SIN0, SIN1		30	–	ns
$SCK \uparrow \rightarrow$ Valid SIN hold time	$t_{SHIXE}$	SCK0, SCK3, SIN0, SIN1		$t_{CP} + 30$	–	ns
SCK fall time	$t_F$	SCK0, SCK1		–	10	ns
SCK rise time	$t_R$	SCK0, SCK1		–	10	ns

Notes:

- AC characteristic in CLK synchronized mode.
- $C_L$  is load capacity value of pins when testing.
- $t_{CP}$  is internal operating clock cycle time (machine clock). Refer to "[Clock Timing](#)".

**• Internal Shift Clock Mode**


- External Shift Clock Mode



- Bit setting: ESCR:SCES = 1, ECCR:SCDE = 0

( $T_A = -40$  °C to  $+125$  °C,  $V_{CC} = 5.0$  V  $\pm 10\%$ ,  $f_{CP} \leq 24$  MHz,  $V_{SS} = 0$  V)


Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCK0, SCK1	Internal shift clock mode output pins are CL = 80 pF + 1 TTL.	5 t <sub>CP</sub>	–	ns
SCK $\uparrow$ $\rightarrow$ SOT delay time	t <sub>SHOVI</sub>	SCK0, SCK1, SOT0, SOT1		–50	+50	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	t <sub>IVSLI</sub>	SCK0, SCK1, SIN0, SIN1		t <sub>CP</sub> + 80	–	ns
SCK $\downarrow$ $\rightarrow$ Valid SIN hold time	t <sub>SLIXI</sub>	SCK0, SCK1, SIN0, SIN1		0	–	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0, SCK1	External shift clock mode output pins are CL = 80 pF + 1 TTL.	3 t <sub>CP</sub> - t <sub>R</sub>	–	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0, SCK1		t <sub>CP</sub> + 10	–	ns
SCK $\uparrow$ $\rightarrow$ SOT delay time	t <sub>SHOVE</sub>	SCK0, SCK1, SOT0, SOT1		–	2 t <sub>CP</sub> + 60	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	t <sub>IVSLE</sub>	SCK0, SCK1, SIN0, SIN1		30	–	ns
SCK $\downarrow$ $\rightarrow$ Valid SIN hold time	t <sub>SLIXE</sub>	SCK0, SCK1, SIN0, SIN1		t <sub>CP</sub> + 30	–	ns
SCK fall time	t <sub>F</sub>	SCK0, SCK1		–	10	ns
SCK rise time	t <sub>R</sub>	SCK0, SCK1		–	10	ns

Notes:


- $C_L$  is load capacity value of pins when testing.

- t<sub>CP</sub> is internal operating clock cycle time (machine clock). Refer to "[Clock Timing](#)".

- Internal Shift Clock Mode



- External Shift Clock Mode




- Bit setting: ESCR:SCES = 0, ECCR:SCDE = 1

( $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK0, SCK1	Internal clock operation output pins are CL = 80 pF + 1 TTL.	5 $t_{CP}$	–	ns
SCK $\uparrow$ $\rightarrow$ SOT delay time	$t_{SHOVI}$	SCK0, SCK1, SOT0, SOT1		–50	+50	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	$t_{IVSLI}$	SCK0, SCK1, SIN0, SIN1		$t_{CP} + 80$	–	ns
SCK $\downarrow$ $\rightarrow$ Valid SIN hold time	$t_{SLIXI}$	SCK0, SCK1, SIN0, SIN1		0	–	ns
SOT $\rightarrow$ SCK $\downarrow$ delay time	$t_{SOVLI}$	SCK0, SCK1, SOT0, SOT1		3 $t_{CP} - 70$	–	ns

Notes: •  $C_L$  is load capacity value of pins when testing.


•  $t_{CP}$  is internal operating clock cycle time (machine clock). Refer to “Clock Timing”.



**■ Bit setting: ESCR:SCES = 1, ECCR:SCDE = 1**
 $(T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK0, SCK1	Internal clock operation output pins are CL = 80 pF + 1 TTL.	5 $t_{CP}$	–	ns
SCK ↓ → SOT delay time	$t_{SLOVI}$	SCK0, SCK1, SOT0, SOT1		–50	+50	ns
Valid SIN → SCK ↑	$t_{IVSHI}$	SCK0, SCK1, SIN0, SIN1		$t_{CP} + 80$	–	ns
SCK ↑ → Valid SIN hold time	$t_{SHIXI}$	SCK0, SCK1, SIN0, SIN1		0	–	ns
SOT → SCK ↑ delay time	$t_{SOVHI}$	SCK0, SCK1, SOT0, SOT1		3 $t_{CP} - 70$	–	ns


Notes: •  $C_L$  is load capacity value of pins when testing.  
 •  $t_{CP}$  is internal operating clock cycle time (machine clock) . Refer to “[Clock Timing](#)”.


**11.4.5 Trigger Input Timing**
 $(T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Input pulse width	$t_{TRGH}$ $t_{TRGL}$	INT8, INT9R INT10, INT11 INT12R, INT13 INT14R, INT15R ADTG	–	5 $t_{CP}$	–	ns

Note:  $t_{CP}$  is internal operating clock cycle time (machine clock) . Refer to “[Clock Timing](#)”.

INT8, INT9R  
 INT10, INT11  
 INT12R, INT13  
 INT14R, INT15R  
 ADTG




#### 11.4.6 Timer Related Resource Input Timing

( $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Input pulse width	$t_{TIWH}$	TIN2, TIN3 IN0 to IN3	–	4 $t_{CP}$	–	ns
	$t_{TIWL}$					

Note:  $t_{CP}$  is internal operating clock cycle time (machine clock). Refer to “Clock Timing”.

TIN2, TIN3  
 IN0 to IN3




#### 11.4.7 Timer Related Resource Output Timing

( $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
CLK $\uparrow \rightarrow T_{OUT}$ change time	$t_{TO}$	TOT2, TOT3 PPGC to PPGF	–	30	–	ns

CLK  
 TOT2, TOT3  
 PPGC to PPGF



**11.5 A/D Converter**
 $(TA = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, 3.0 \text{ V} \leq \text{AVR} - \text{AV}_{\text{SS}}, \text{V}_{\text{CC}} = \text{AV}_{\text{CC}} = 5.0 \text{ V} \pm 10\%, f_{\text{CP}} \leq 24 \text{ MHz}, \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$ 


Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	$\pm 3.0$	LSB	
Nonlinearity error	—	—	—	—	$\pm 2.5$	LSB	
Differential nonlinearity error	—	—	—	—	$\pm 1.9$	LSB	
Zero reading voltage	$V_{\text{OT}}$	AN0 to AN15	$\text{AV}_{\text{SS}} - 1.5 \times \text{LSB}$	$\text{AV}_{\text{SS}} + 0.5 \times \text{LSB}$	$\text{AV}_{\text{SS}} + 2.5 \times \text{LSB}$	V	
Full scale reading voltage	$V_{\text{FST}}$	AN0 to AN15	$\text{AVR} - 3.5 \times \text{LSB}$	$\text{AVR} - 1.5 \times \text{LSB}$	$\text{AVR} + 0.5 \times \text{LSB}$	V	
Compare time	—	—	1.0	—	16500	$\mu\text{s}$	$4.5 \text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5 \text{ V}$
			2.0				$4.0 \text{ V} \leq \text{AV}_{\text{CC}} < 4.5 \text{ V}$
Sampling time	—	—	0.5	—	$\infty$	$\mu\text{s}$	$4.5 \text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5 \text{ V}$
			1.2				$4.0 \text{ V} \leq \text{AV}_{\text{CC}} < 4.5 \text{ V}$
Analog port input current	$I_{\text{AIN}}$	AN0 to AN15	-0.3	—	+0.3	$\mu\text{A}$	
Analog input voltage range	$V_{\text{AIN}}$	AN0 to AN15	$\text{AV}_{\text{SS}}$	—	AVR	V	
Reference voltage range	—	AVR	$\text{AV}_{\text{SS}} + 2.7$	—	$\text{AV}_{\text{CC}}$	V	
Power supply current	$I_A$	$\text{AV}_{\text{CC}}$	—	3.5	7.5	$\text{mA}$	
	$I_{\text{AH}}$	$\text{AV}_{\text{CC}}$	—	—	5	$\mu\text{A}$	*
Reference voltage supply current	$I_R$	AVR	—	600	900	$\mu\text{A}$	
	$I_{\text{RH}}$	AVR	—	—	5	$\mu\text{A}$	*
Offset between input channels	—	AN0 to AN15	—	—	4	LSB	

\*: If A/D converter is not operating, a current when CPU is stopped is applicable ( $\text{V}_{\text{CC}} = \text{AV}_{\text{CC}} = \text{AVR} = 5.0 \text{ V}$ ) .

- **About the external impedance of analog input and its sampling time**

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage changed to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. And, if the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.

- Analog input equivalent circuit model



MB90F362E/TE/ES/TES, MB90F367E/TE/ES/TES

	R	C
$4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$	2.0 k $\Omega$ (Max)	16.0 pF (Max)
$4.0 \text{ V} \leq AV_{CC} < 4.5 \text{ V}$	8.2 k $\Omega$ (Max)	16.0 pF (Max)

MB90362E/TE/ES/TES, MB90367E/TE/ES/TES,

MB90V340E-101/102/103/104


	R	C
$4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$	2.0 k $\Omega$ (Max)	14.4 pF (Max)
$4.0 \text{ V} \leq AV_{CC} < 4.5 \text{ V}$	8.2 k $\Omega$ (Max)	14.4 pF (Max)

Note: The values are reference values.


- The relationship between external impedance and minimum sampling time

- At  $4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)




(External impedance = 0 kΩ to 20 kΩ)




- At  $4.0 \text{ V} \leq AV_{CC} < 4.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)



(External impedance = 0 kΩ to 20 kΩ)



## • About errors

As  $|AVR - AV_{SS}|$  becomes smaller, values of relative errors grow larger.


### 11.6 Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.

Non linearity error : Deviation between a line across zero-transition line ("00 0000 0000<sub>B</sub>"  $\leftrightarrow$  "00 0000 0001<sub>B</sub>") and full-scale transition line ("11 1111 1110<sub>B</sub>"  $\leftrightarrow$  "11 1111 1111<sub>B</sub>") and actual conversion characteristics.

Differential linearity error : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Total error : Difference between an actual value and an theoretical value. A total error includes zero transition error, full-scale transition error, and linear error.



$$\text{Total error of digital output "N" } = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB (Ideal value)} = \frac{AVR - AV_{SS}}{1024} \text{ [V]}$$

N: A/D converter digital output value


$$V_{OT} \text{ (Ideal value)} = AV_{SS} + 0.5 \text{ LSB [V]}$$

$$V_{FST} \text{ (Ideal value)} = AVR - 1.5 \text{ LSB [V]}$$

V<sub>NT</sub>: A voltage at which digital output transits from (N - 1) to N.

(Continued)

(Continued)



$$\text{Non linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Differential linearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB \text{ [LSB]}}$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V<sub>OT</sub> : Voltage at which digital output transits from "000<sub>H</sub>" to "001<sub>H</sub>".

V<sub>FST</sub> : Voltage at which digital output transits from "3FE<sub>H</sub>" to "3FF<sub>H</sub>".

## 11.7 Flash Memory Program/Erase Characteristics


Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Chip erase time	$T_A = -40 \text{ }^\circ\text{C} \text{ to } +105 \text{ }^\circ\text{C}$ $V_{CC} = 5.0 \text{ V}$	—	1	15	s	Excludes programming prior to erasure
Word (16-bit width) programming time		—	16	3600	μs	Except for the overhead time of the system level
Program/Erase cycle	—	10000	—	—	cycle	
Flash memory data retention time	Average $T_A = +85 \text{ }^\circ\text{C}$	20	—	—	year	*

\*: Corresponding value comes from the technology reliability evaluation result (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C).

## 12. Ordering Information

Part number	Package	Remarks
MB90F362EPMT	48-pin plastic LQFP (FPT-48P-M26)	
MB90F362TEPMT		
MB90F362ESPMT		
MB90F362TESPMT		
MB90F367EPMT		
MB90F367TEPMT		
MB90F367ESPMT		
MB90F367TESPMT		
MB90362EPMT		
MB90362TEPMT		
MB90362ESPMT		
MB90362TESPMT		
MB90367EPMT		
MB90367TEPMT		
MB90367ESPMT		
MB90367TESPMT		
MB90V340E-101CR	299-pin ceramic PGA (PGA-299C-A01)	For evaluation
MB90V340E-102CR		
MB90V340E-103CR		
MB90V340E-104CR		


## 13. Package Dimension




48-pin plastic LQFP  
(FPT-48P-M26)

Lead pitch	0.50 mm
Package width × package length	7 × 7 mm
Lead shape	Gullwing
Sealing method	Plastic mold
Mounting height	1.70 mm MAX
Weight	0.17 g
Code (Reference)	P-LFQFP48-7×7-0.50

48-pin plastic LQFP  
(FPT-48P-M26)



Note 1) \* : These dimensions include resin protrusion.  
 Note 2) Pins width and pins thickness include plating thickness.  
 Note 3) Pins width do not include tie bar cutting remainder.



©2003-2008 FUJITSU MICROELECTRONICS LIMITED F48040S-c-2-3

Dimensions in mm (inches).  
 Note: The values in parentheses are reference values.

## 14. Major Changes

Spansion Publication Number: DS07-13746-3Et

Page	Section	Change Results
—	—	Changed are following names. UART → LIN-UART 16-bit I/O timer → 16-bit free-run timer
4, 5	Product Lineup	Added the row of LIN-UART.
15	Handling Devices	Added the item "17.Serial communication".
37	Electrical Characteristics Absolute Maximum Ratings	Changed the maximum rating values and Remarks on Ratings of Power consumption. 300 → 308 Flash memory update not performed 390 Flash memory update performed
48 to 52	AC Characteristics	Changed the characteristics of (4)LIN-UART0/1. (4) UART0/UART1 → (4)LIN-UART0/1
55	A/D Converter	Changed the items of "Zero reading voltage" and "Full scale reading voltage".
61	Ordering Information	Changed the part numbers; MB90V340E-101 → MB90V340E-101CR MB90V340E-102 → MB90V340E-102CR MB90V340E-103 → MB90V340E-103CR MB90V340E-104 → MB90V340E-104CR

NOTE: Please see "Document History" about later revised information.

## Document History

Document Title: MB90360E Series F <sup>2</sup> MC-16LX 16-bit Microcontroller Datasheet Document Number: 002-04496				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	11/16/2006	Migrated to Cypress and assigned document number 002-04496. No change to document contents or format.
*A	5223311	AKIH	04/19/2016	Updated to Cypress template

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Lighting & Power Control	<a href="http://cypress.com/powerpsoc">cypress.com/powerpsoc</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/RF	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

### PSoC® Solutions

[cypress.com/psoc](http://cypress.com/psoc)  
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2006-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.