

MAX6832–MAX6840

Ultra-Low-Voltage SC70 Voltage Detectors and μ P Reset Circuits

ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)

V_{CC} -0.3V to +6.0V

Open-Drain $\overline{\text{RESET}}$, $\overline{\text{MR}}$ -0.3V to +6.0V

RESET-IN, Push-Pull $\overline{\text{RESET}}$

and RESET -0.3V to ($V_{CC} + 0.3$ V)

Input/Output Current (all pins) 20mA

Continuous Power Dissipation ($T_A = +70^\circ\text{C}$)

3-Pin SC70 (derate 2.9mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) 235mW

4-Pin SC70 (derate 3.1mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) 245mW

Operating Temperature Range -40°C to $+85^\circ\text{C}$

Junction Temperature $+150^\circ\text{C}$

Storage Temperature Range -65°C to $+150^\circ\text{C}$

Lead Temperature (soldering, 10s) $+300^\circ\text{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

($V_{CC} = +0.55\text{V}$ to $+3.6\text{V}$, $T_A = T_{\text{MIN}}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ\text{C}$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	V_{CC}	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ MAX6832/MAX6835/MAX6838 MAX6834/MAX6837/MAX6840	0.55		3.6	V
		$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ MAX6833/MAX6836/MAX6839	0.85		3.6	
		$T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$ MAX6833/MAX6836/MAX6839	0.75		3.6	
Supply Current	I_{CC}	$V_{CC} = 1.2\text{V}$, no load, reset not asserted		7.5	13	μA
		$V_{CC} = 1.8\text{V}$, no load, reset not asserted		9	16	
		$V_{CC} = 3.6\text{V}$, no load, reset not asserted		16	25	
Reset Threshold	V_{TH}	W	1.620	1.665	1.710	V
		V	1.530	1.575	1.620	
		I	1.350	1.388	1.425	
		H	1.275	1.313	1.350	
		G	1.080	1.110	1.140	
		F (Note 2)	1.020	1.050	1.080	
RESET-IN Threshold	V_{RSTIN}	$1.1\text{V} \leq V_{CC} \leq 3.3\text{V}$, 0°C to $+85^\circ\text{C}$	-2.5%	444	+2.5%	mV
		$1.1\text{V} \leq V_{CC} \leq 3.3\text{V}$, -40°C to $+85^\circ\text{C}$	-3.0%	444	+3.0%	
RESET-IN Leakage Current	I_{RSTIN}		-25		+25	nA
Reset Threshold Hysteresis	V_{HYS}			0.75		% V_{TH}
V_{CC} or RESET-IN to Reset Delay		V_{CC} falling, step signal from ($V_{TH} + 100\text{mV}$) to ($V_{TH} - 100\text{mV}$)		60		μs
Reset Active Timeout Period	t_{RP}	D0		0.07		ms
		D1	1	1.5	2	
		D2	20	30	40	
		D3	140	210	280	
		D4	1120	1680	2240	

MAX6832-MAX6840

Ultra-Low-Voltage SC70 Voltage Detectors and μ P Reset Circuits

ELECTRICAL CHARACTERISTICS (continued)

($V_{CC} = +0.55V$ to $+3.6V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay (D0 only)	t _P	V _{CC} rising, step signal from (V _{TH} - 100mV) to (V _{TH} + 100mV)		70		μs
Startup Time (D0 only)		V _{CC} rising from 0 to 1.1V (t _R < 1μs)		150		μs
$\overline{MR}$ Input Voltage	V _{IL}		0.3 x V _{CC}			V
	V _{IH}		0.7 x V _{CC}			
$\overline{MR}$ Minimum Input Pulse Width		$\overline{MR}$ driven from V _{CC} to 0	2			μs
$\overline{MR}$ Glitch Rejection		$\overline{MR}$ driven from V _{CC} to 0		100		ns
$\overline{MR}$ to Reset Delay		$\overline{MR}$ driven from V _{CC} to 0		500		ns
$\overline{MR}$ Pullup Resistance To V _{CC}			14	20	26	kΩ
Open-Drain $\overline{RESET}$ Output Voltage	V _{OL}	V _{CC} ≥ 0.55V, I _{SINK} = 15μA, reset asserted	0.15			V
		V _{CC} ≥ 1.0V, I _{SINK} = 80μA, reset asserted	0.15			
		V _{CC} ≥ 1.5V, I _{SINK} = 200μA, reset asserted	0.2			
Open-Drain $\overline{RESET}$ Output Leakage Current	I _{LKG}	V _{CC} > V _{TH} , reset not asserted	1.0			μA
Push-Pull $\overline{RESET}$ Output Voltage	V _{OL}	V _{CC} ≥ 0.55V, I _{SINK} = 15μA, reset asserted	0.2 x V _{CC}			V
		V _{CC} ≥ 1.0V, I _{SINK} = 80μA, reset asserted	0.2 x V _{CC}			
		V _{CC} ≥ 1.5V, I _{SINK} = 200μA, reset asserted	0.2 x V _{CC}			
	V _{OH}	V _{CC} ≥ 1.1V, I _{SOURCE} = 50μA, reset not asserted	0.8 x V _{CC}			
		V _{CC} ≥ 1.5V, I _{SOURCE} = 150μA, reset asserted	0.8 x V _{CC}			
Push-Pull RESET Output Voltage	V _{OH}	V _{CC} ≥ 0.75V, I _{SOURCE} = 10μA, reset asserted (Note 2)	0.8 x V _{CC}			V
		V _{CC} ≥ 0.85V, I _{SOURCE} = 10μA, reset asserted	0.8 x V _{CC}			
		V _{CC} ≥ 1.0V, I _{SOURCE} = 50μA, reset asserted	0.8 x V _{CC}			
		V _{CC} ≥ 1.5V, I _{SOURCE} = 150μA, reset asserted	0.8 x V _{CC}			
	V _{OL}	V _{CC} ≥ 1.1V, I _{SINK} = 80μA, reset not asserted	0.2 x V _{CC}			
		V _{CC} ≥ 1.5V, I _{SINK} = 200μA, reset not asserted	0.2 x V _{CC}			

Note 1: 100% production tested at $+25^\circ C$. Over temperature limits are guaranteed by design.





Note 2: Temperature range is from $0^\circ C$ to $+85^\circ C$.

MAX6832-MAX6840

Ultra-Low-Voltage SC70 Voltage Detectors and μP Reset Circuits

Typical Operating Characteristics

(V_{CC} = full range and T_A = -40°C to $+85^{\circ}\text{C}$, unless otherwise noted. Typical values are at T_A = $+25^{\circ}\text{C}$).



MAX6832–MAX6840

Ultra-Low-Voltage SC70 Voltage Detectors and μ P Reset Circuits

Pin Description—MAX6832–MAX6837

PIN				NAME	FUNCTION
MAX6833 SC70-3	MAX6832/ MAX6834 SC70-3	MAX6836 SC70-4	MAX6835/ MAX6837 SC70-4		
1	1	1	1	GND	Ground
—	2	—	2	$\overline{\text{RESET}}$	Reset Output, Open-Drain or Push-Pull, Active-Low. $\overline{\text{RESET}}$ changes from HIGH to LOW when V_{CC} drops below the selected reset threshold or $\overline{\text{MR}}$ is pulled low. $\overline{\text{RESET}}$ remains LOW for the reset timeout period after V_{CC} exceeds the device reset threshold and $\overline{\text{MR}}$ is released high.
2	—	2	—	RESET	Reset Output, Push-Pull, Active-High. RESET changes from LOW to HIGH when the V_{CC} input drops below the selected reset threshold or $\overline{\text{MR}}$ is pulled low. RESET remains HIGH for the reset timeout period after V_{CC} exceeds the device reset threshold and $\overline{\text{MR}}$ is released high.
—	—	3	3	$\overline{\text{MR}}$	Active-Low Manual Reset Input. Internal 20k Ω pullup to V_{CC} . Pull LOW to force a reset. Reset remains active as long as $\overline{\text{MR}}$ is LOW and for the reset timeout period after $\overline{\text{MR}}$ goes HIGH. Leave unconnected or connect to V_{CC} if unused.
3	3	4	4	V_{CC}	Supply Voltage and Monitored Supply


Pin Description—MAX6838/MAX6839/MAX6840

PIN		NAME	FUNCTION
MAX6839 SC70-4	MAX6838/ MAX6840 SC70-4		
1	1	RESET-IN	Adjustable Reset Threshold Input. High-impedance input for reset comparator. Connect this pin to an external resistive-divider network to set the reset threshold voltage; the typical threshold is 444mV. Reset is asserted when RESET-IN is below the threshold (V_{CC} is not monitored).
2	2	V_{CC}	Supply Voltage (1.1V to 3.3V)
3	3	GND	Ground
4	—	RESET	Reset Output, Push-Pull, Active-High. RESET changes from LOW to HIGH when the RESET-IN input drops below the typical reset threshold (444mV). RESET remains HIGH for the reset timeout period after RESET-IN exceeds the reset threshold.
—	4	$\overline{\text{RESET}}$	Reset Output, Open-Drain or Push-Pull, Active-Low. $\overline{\text{RESET}}$ changes from HIGH to LOW when RESET-IN drops below the typical reset threshold (444mV). $\overline{\text{RESET}}$ remains LOW for the reset timeout period after RESET-IN exceeds the reset threshold.

MAX6832–MAX6840

Ultra-Low-Voltage SC70 Voltage Detectors and μ P Reset Circuits

Functional Diagrams



Detailed Description

Reset Output

A microprocessor's (μ P's) reset input starts the μ P in a known state. The MAX6832–MAX6840 assert a reset to prevent code-execution errors during power-up, power-down, or brownout conditions. They also assert a reset signal whenever the V_{CC} supply voltage falls below a preset threshold (MAX6832–MAX6837) or RESET-IN falls below the adjustable threshold (MAX6838/MAX6839/MAX6840), keeping reset asserted for a fixed timeout delay (Table 2) after V_{CC} or RESET-IN has risen above the reset threshold. The MAX6832/MAX6835/MAX6838 use a push-pull active-low output, the MAX6833/MAX6836/MAX6839 have a push-pull active-high output, and the MAX6834/MAX6837/MAX6840 have an open-drain active-low output stage. Connect a pullup resistor on the MAX6834/MAX6837/MAX6840's RESET output to any supply between 0 and 6V.

Manual Reset Input

Many μ P-based systems require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. Reset remains asserted while $\overline{MR}$ is low, and for a fixed timeout delay after $\overline{MR}$ returns high. This input has an internal 20k Ω pullup resistor, so it can be left open if it is not used. $\overline{MR}$ can be driven with CMOS logic level, or with open-drain/collector outputs. To create a manual reset function, connect a normally open momentary switch from $\overline{MR}$ to ground; external debounce circuitry is not required. If

$\overline{MR}$ is driven from long cables or if the device is used in a noisy environment, connecting a 0.1 μ F capacitor from $\overline{MR}$ to ground provides additional noise immunity.

RESET-IN Information

The MAX6838/MAX6839/MAX6840 feature a RESET-IN input for monitoring supply voltages down to 0.44V. An external resistive-divider network can be used to set voltage monitoring thresholds as shown in Figure 1. As the monitored voltage falls, the voltage at RESET-IN decreases and asserts a reset when it falls below the RESET-IN threshold (V_{RSTIN}). The low-leakage current




Figure 1. Setting the Adjustable Threshold Externally

MAX6832–MAX6840

Ultra-Low-Voltage SC70 Voltage Detectors and μ P Reset Circuits

at RESET-IN allows for relatively large-value resistors to be used, which reduce power consumption. For example, for a 0.6V monitored trip level, if $R_2 = 200\text{k}\Omega$, then $R_1 = 70.3\text{k}\Omega$. Note that the minimum V_{CC} of 1.1V is required to guarantee the RESET-IN threshold accuracy (see *Electrical Characteristics* table).

Applications Information

Negative-Going V_{CC} Transients

In addition to issuing a reset to the μ P during power-up, power-down, and brownout conditions, the MAX6832–MAX6840 are relatively immune to short-duration negative-going V_{CC} transients (glitches).

Figure 2 shows typical transient duration vs. reset comparator overdrive, for which the MAX6832–MAX6840 do **not** generate a reset pulse. The graph was generated using a negative-going pulse applied to V_{CC} , starting 0.1V above the actual reset threshold and ending below it by the magnitude indicated (reset comparator overdrive). The graph indicates the maximum pulse width with a negative-going V_{CC} transient can have without causing a reset pulse. As the magnitude of the transient increases (goes farther below the reset threshold), the maximum allowable pulse width decreases. A 0.1 μ F bypass capacitor mounted as close as possible to the V_{CC} pin provides additional transient immunity.

Ensuring a Valid Reset Output Down to $V_{CC} = 0$

When V_{CC} falls below 0.55V, the MAX6832/MAX6835/MAX6838 push-pull RESET output no longer sinks current—it becomes an open circuit. Therefore, high-impedance CMOS logic inputs connected to RESET




Figure 2. Maximum Transient Duration Without Causing a Reset Pulse vs. Reset Comparator Overdrive

can drift to undetermined voltages. This presents no problem in most applications since most μ P and other circuitry are inoperative with V_{CC} lower than 0.55V. However, in applications where RESET must be valid down to 0, adding a pullup resistor to RESET causes any stray leakage currents to flow to ground, holding RESET low (Figure 3). R_3 's value is not critical; 100k Ω is large enough not to load RESET and small enough to pull RESET to ground.

A 100k Ω pullup resistor to V_{CC} is also recommended for the MAX6833/MAX6836/MAX6839 if RESET is required to remain valid for $V_{CC} < 0.85\text{V}$.




Figure 3. RESET Valid to $V_{CC} = \text{Ground}$ Circuit

Interfacing to μ Ps with Bidirectional Reset Pins

Since the RESET output on the MAX6834/MAX6837/MAX6840 is open-drain, these devices interface easily with μ Ps that have bidirectional reset pins. Connecting the μ P supervisor's RESET output directly to the μ P's RESET pin with a single pullup resistor allows either device to assert a reset (Figure 4).




Figure 4. Interfacing to μ Ps with Bidirectional Reset I/O

MAX6832–MAX6840

Ultra-Low-Voltage SC70 Voltage Detectors and μ P Reset Circuits

Using The MAX6834/MAX6837/MAX6840 Open-Drain RESET Output with Multiple Supplies

Generally, the pullup connected to the MAX6834/MAX6837/MAX6840 will connect to the supply voltage that is being monitored at the IC's V_{CC} pin. However, some systems may use the open-drain output to level-shift from the monitored supply to reset circuitry powered by some other supply (Figure 5). Note that as the MAX6834/MAX6837/MAX6840's V_{CC} decreases, so does the IC's ability to sink current at RESET. Also, with any pullup, RESET will be pulled high as V_{CC} declines toward 0. The voltage where this occurs depends on the pullup resistor value and the voltage to which it is connected.




Figure 5. Using The MAX6834/MAX6837/MAX6840 Open-Drain RESET Output with Multiple Supplies

Chip Information

TRANSISTOR COUNT: 681

PROCESS: BiCMOS

Selector Guide

Table 1. Threshold Suffix Guide

SUFFIX	RESET THRESHOLD (V)
W	1.665
V	1.575
I	1.388
H	1.313
G	1.110
F	1.050

Table 2. Active Timeout Period Guide

SUFFIX	TYPICAL RESET ACTIVE TIMEOUT PERIOD (ms)
D0	0.07
D1	1.5
D2	30
D3	210
D4	1680


Table 3. Standard Versions

DEVICE	TOP MARK
MAX6832VXRD0	AIQ
MAX6832VXRD3	AIR
MAX6832HXR00	AIS
MAX6832HXR03	AIT
MAX6832FXRD0	AIU
MAX6832FXRD3	AIV
MAX6833VXRD0	AHJ
MAX6833VXRD3	AIW
MAX6833HXR00	AIX
MAX6833HXR03	AIY
MAX6833FXRD0	AIZ
MAX6833FXRD3	AJA
MAX6834VXRD0	AJB
MAX6834VXRD3	AJC
MAX6834HXR00	AJD
MAX6834HXR03	AJE
MAX6834FXRD0	AJF
MAX6834FXRD3	AJG
MAX6835VXSD0	AEX


MAX6832–MAX6840

Ultra-Low-Voltage SC70 Voltage Detectors and μ P Reset Circuits

Pin Configurations



Typical Operating Circuit



Selector Guide (continued)

Table 3. Standard Versions (continued)


DEVICE	TOP MARK
MAX6835VXSD3	AFF
MAX6835HXSD0	AFG
MAX6835HXSD3	AFH
MAX6835FXSD0	AFI
MAX6835FXSD3	AFJ
MAX6836VXSD0	AFK
MAX6836VXSD3	AFL
MAX6836HXSD0	AFM
MAX6836HXSD3	AFN
MAX6836FXSD0	AFO
MAX6836FXSD3	AFP
MAX6837VXSD0	AFQ
MAX6837VXSD3	AFR
MAX6837HXSD0	AFS
MAX6837HXSD3	AFT
MAX6837FXSD0	AFU
MAX6837FXSD3	AFC
MAX6838XSD0	AFW
MAX6838XSD3	AFV
MAX6839XSD0	AFX
MAX6839XSD3	AEZ
MAX6840XSD0	AFY
MAX6840XSD3	AFZ

MAX6832-MAX6840

Ultra-Low-Voltage SC70 Voltage Detectors and μ P Reset Circuits

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.




MAX6832-MAX6840

Ultra-Low-Voltage SC70 Voltage Detectors and μ P Reset Circuits

Package Information (continued)

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

11