

# 0.9 $\Omega$ , Low-Voltage, Single-Supply Quad SPST Analog Switches

## ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to GND

V+, IN\_ ..... -0.3V to +4V

COM\_, NO\_, NC\_ (Note 1) ..... -0.3V to (V+ + 0.3V)

Continuous Current (COM\_, NO\_, NC\_) .....  $\pm 100\text{mA}$

Peak Current COM\_, NO\_, NC\_ (pulsed at 1ms 10% duty cycle) .....  $\pm 200\text{mA}$

Continuous Power Dissipation ( $T_A = +70^\circ\text{C}$ )

14-Pin TSSOP (derate 9.1W/ $^\circ\text{C}$  above  $+70^\circ\text{C}$ ) ..... 727mW

16-Pin QFN (derate 16.9W/ $^\circ\text{C}$  above  $+70^\circ\text{C}$ ) ..... 1349mW

Operating Temperature Range .....  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$

Junction Temperature .....  $+150^\circ\text{C}$

Storage Temperature Range .....  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$

Lead Temperature (soldering, 10s) .....  $+300^\circ\text{C}$

**Note 1:** Signals on COM\_, NO\_, or NC\_ exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +2.7V to +3.6V,  $V_{IH} = +1.4\text{V}$ ,  $V_{IL} = +0.5\text{V}$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+ = +3.0V,  $T_A = +25^\circ\text{C}$ .) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	$T_A$	MIN	TYP	MAX	UNITS
<b>ANALOG SWITCH</b>							
Analog Signal Range	$V_{COM\_}$ , $V_{NO\_}$ , $V_{NC\_}$			0		V+	V
On-Resistance (Note 4)	$R_{ON}$	V+ = 2.7V, $I_{COM\_} = 100\text{mA}$ , $V_{NO\_}$ or $V_{NC\_} = 1.5\text{V}$	$+25^\circ\text{C}$		0.6	0.9	$\Omega$
			$T_{MIN}$ to $T_{MAX}$			1	
On-Resistance Match Between Channels (Notes 4, 5)	$\Delta R_{ON}$	V+ = 2.7V, $I_{COM\_} = 100\text{mA}$ , $V_{NO\_}$ or $V_{NC\_} = 1.5\text{V}$	$+25^\circ\text{C}$		0.03	0.12	$\Omega$
			$T_{MIN}$ to $T_{MAX}$			0.15	
On-Resistance Flatness (Note 6)	$R_{FLAT(ON)}$	V+ = 2.7V, $I_{COM\_} = 100\text{mA}$ , $V_{NO\_}$ or $V_{NC\_} = 1\text{V}, 1.5\text{V}, 2\text{V}$	$+25^\circ\text{C}$		0.04	0.1	$\Omega$
			$T_{MIN}$ to $T_{MAX}$			0.12	
NO_ or NC_ Off-Leakage Current (Note 7)	$I_{NO_(OFF)}$ , $I_{NC_(OFF)}$	V+ = 3.6V, $V_{COM\_} = 0.3\text{V}, 3.6\text{V}$ , $V_{NO\_}$ or $V_{NC\_} = 3.6\text{V}, 0.3\text{V}$	$+25^\circ\text{C}$	-2.5	0.002	+2.5	nA
			$T_{MIN}$ to $T_{MAX}$	-5		+5	
COM_ Off-Leakage Current (Note 7)	$I_{COM_(OFF)}$	V+ = 3.6V, $V_{COM\_} = 0.3\text{V}$ , 3.6V, $V_{NO\_}$ or $V_{NC\_} = 3.6\text{V}$ , 0.3V	$+25^\circ\text{C}$	-2.5	0.002	+2.5	nA
			$T_{MIN}$ to $T_{MAX}$	-5		+5	
COM_ On-Leakage Current (Note 7)	$I_{COM_(ON)}$	V+ = 3.6V, $V_{COM\_} = 0.3\text{V}$ , 3.6V, $V_{NO\_}$ or $V_{NC\_} = 0.3\text{V}$ , 3.6V, or floating	$+25^\circ\text{C}$	-2.5	0.002	+2.5	nA
			$T_{MIN}$ to $T_{MAX}$	-5		+5	

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

MAX4751/MAX4752/MAX4753

## ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

(V+ = +2.7V to +3.6V, V<sub>IH</sub> = +1.4V, V<sub>IL</sub> = +0.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V+ = +3.0V, T<sub>A</sub> = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNITS
<b>SWITCH DYNAMIC CHARACTERISTICS</b>							
Turn-On Time	t <sub>ON</sub>	V <sub>NO</sub> or V <sub>NC</sub> = 1.5V, R <sub>L</sub> = 50Ω, C <sub>L</sub> = 35pF, Figure 1	+25°C	6	30		ns
			T <sub>MIN</sub> to T <sub>MAX</sub>			30	
Turn-Off Time	t <sub>OFF</sub>	V <sub>NO</sub> or V <sub>NC</sub> = 1.5V, R <sub>L</sub> = 50Ω, C <sub>L</sub> = 35pF, Figure 1	+25°C	10	25		ns
			T <sub>MIN</sub> to T <sub>MAX</sub>			25	
Break-Before-Make (Note 8) (MAX4753 Only)	t <sub>BBM</sub>	V <sub>NO</sub> and V <sub>NC</sub> = 1.5V, R <sub>L</sub> = 50Ω, C <sub>L</sub> = 35pF, Figure 1	+25°C	7			ns
			T <sub>MIN</sub> to T <sub>MAX</sub>	2			
Charge Injection	Q	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0, C <sub>L</sub> = 1.0nF, Figure 2	+25°C	21			pC
NO <sub>-</sub> or NC <sub>-</sub> Off-Capacitance	C <sub>OFF</sub>	f = 1MHz, Figure 3	+25°C	31			pF
COM <sub>-</sub> Off-Capacitance	C <sub>COM</sub> (OFF)	f = 1MHz, Figure 3	+25°C	30			pF
COM <sub>-</sub> On-Capacitance	C <sub>COM</sub> (ON)	f = 1MHz, Figure 3	+25°C	75			pF
Off-Isolation (Note 9)	V <sub>ISO</sub>	R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF, Figure 4	f = 10MHz	+25°C	-51		dB
			f = 1MHz	+25°C	-65		
Crosstalk		R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF, Figure 4	f = 10MHz	+25°C	-70		dB
			f = 1MHz	+25°C	-80		
Total Harmonic Distortion	THD	f = 20Hz to 20kHz, V <sub>COM</sub> = 2V <sub>P-P</sub> , R <sub>L</sub> = 32Ω	+25°C	0.031			%
<b>DIGITAL I/O</b>							
Input Logic High	V <sub>IH</sub>		T <sub>MIN</sub> to T <sub>MAX</sub>	1.4			V
Input Logic Low	V <sub>IL</sub>		T <sub>MIN</sub> to T <sub>MAX</sub>			0.5	V
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = 0 or V+	T <sub>MIN</sub> to T <sub>MAX</sub>	-1	0.0005	+1	μA
<b>POWER SUPPLY</b>							
Power-Supply Range	V+			+1.6		+3.6	V
Positive Supply Current	I+	V+ = 3.6V, V <sub>IN</sub> = 0 or V+				1	μA

# 0.9 $\Omega$ , Low-Voltage, Single-Supply Quad SPST Analog Switches

## ELECTRICAL CHARACTERISTICS—Single +1.8V Supply

(V<sub>+</sub> = +1.8V, V<sub>IH</sub> = +1V, V<sub>IL</sub> = +0.4V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V <sub>COM</sub> _, V <sub>NO</sub> _, V <sub>NC</sub> _			0		V+	V
On-Resistance (Note 4)	R <sub>ON</sub>	V+ = 1.8V, I <sub>COM</sub> = 10mA, V <sub>NO</sub> _ or V <sub>NC</sub> _ = 0.9V	+25°C		1.4	2.5	Ω
			T <sub>MIN</sub> to T <sub>MAX</sub>			3	
On-Resistance Match Between Channels (Notes 4, 5)	ΔR <sub>ON</sub>	V+ = 1.8V, I <sub>COM</sub> = 10mA, V <sub>NO</sub> _ or V <sub>NC</sub> _ = 0.9V	+25°C		0.05	0.25	Ω
			T <sub>MIN</sub> to T <sub>MAX</sub>			0.25	
SWITCH DYNAMIC CHARACTERISTICS							
Turn-On Time	t <sub>ON</sub>	V <sub>NO</sub> _ or V <sub>NC</sub> _ = 1.0V, R <sub>L</sub> = 50Ω, C <sub>L</sub> = 35pF, Figure 1	+25°C		25	35	ns
			T <sub>MIN</sub> to T <sub>MAX</sub>			35	
Turn-Off Time	t <sub>OFF</sub>	V <sub>NO</sub> _ or V <sub>NC</sub> _ = 1.0V, R <sub>L</sub> = 50Ω, C <sub>L</sub> = 35pF, Figure 1	+25°C		20	25	ns
			T <sub>MIN</sub> to T <sub>MAX</sub>			30	
Charge Injection	Q	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0, C <sub>L</sub> = 1.0nF, Figure 2	+25°C		8		pC
DIGITAL I/O							
Input Logic High	V <sub>IH</sub> _		T <sub>MIN</sub> to T <sub>MAX</sub>		1.0		V
Input Logic Low	V <sub>IL</sub> _		T <sub>MIN</sub> to T <sub>MAX</sub>			0.4	V
Input Leakage Current	I <sub>IN</sub> _	V <sub>IN</sub> _ = 0 or V+	T <sub>MIN</sub> to T <sub>MAX</sub>	-1	0.0005	+1	μA
POWER SUPPLY							
Power-Supply Range	V+			+1.6		+3.6	V
Positive Supply Current	I+	V <sub>IN</sub> _ = 0 or V+				1	μA

**Note 2:** The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.

**Note 3:** Parts are tested at +85°C and guaranteed by design and correlation over the full temperature range.

**Note 4:** R<sub>ON</sub> and  $\Delta$ R<sub>ON</sub> matching specifications for QFN-packaged parts are guaranteed by design.

**Note 5:**  $\Delta$ R<sub>ON</sub> = R<sub>ON</sub>(MAX) - R<sub>ON</sub>(MIN)

**Note 6:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

**Note 7:** Leakage parameters are 100% tested at the maximum-rated hot operating temperature and guaranteed by correlation at T<sub>A</sub> = +25°C.

**Note 8:** Guaranteed by design, not production tested.









**Note 9:** Off-Isolation = 20log<sub>10</sub>[V<sub>COM</sub> / (V<sub>NC</sub> or V<sub>NO</sub>)], V<sub>COM</sub> = output, V<sub>NC</sub> or V<sub>NO</sub> = input to off switch.

# 0.9 $\Omega$ , Low-Voltage, Single-Supply Quad SPST Analog Switches

## Typical Operating Characteristics

( $V_+ = +3V$  and  $T_A = +25^\circ C$ , unless otherwise noted.)



MAX4751/MAX4752/MAX4753



# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Typical Operating Characteristics (continued)

(V+ = +3V and T<sub>A</sub> = +25°C, unless otherwise noted.)



## Pin Description

PIN						NAME	FUNCTION
MAX4751		MAX4752		MAX4753			
TSSOP	QFN	TSSOP	QFN	TSSOP	QFN		
1, 3, 8, 11	15, 1, 7, 11	—	—	—	—	NO1, NO2, NO3, NO4	Switch Normally Open Terminals
—	—	1, 3, 8, 11	15, 1, 7, 11	—	—	NC1, NC2, NC3, NC4	Switch Normally Closed Terminals
—	—	—	—	3, 11	1, 11	NC2, NC4	Switch Normally Closed Terminals
—	—	—	—	1, 8	15, 7	NO1, NO3	Switch Normally Open Terminals
2, 4, 9, 10	16, 2, 8, 9	2, 4, 9, 10	16, 2, 8, 9	2, 4, 9, 10	16, 2, 8, 9	COM1, COM2, COM3, COM4	Switch Common Terminals
7	6	7	6	7	6	GND	Ground
13, 5, 6, 12	13, 4, 5, 12	13, 5, 6, 12	13, 4, 5, 12	13, 5, 6, 12	13, 4, 5, 12	IN1, IN2, IN3, IN4	Logic Control Inputs
14	14	14	14	14	14	V+	Positive Supply Voltage
—	3, 10	—	3, 10	—	3, 10	N.C.	No Connection. Not internally connected.

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Test Circuits/Timing Diagrams

MAX4751/MAX4752/MAX4753




Figure 1. Switching Times

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Test Circuits/Timing Diagrams (continued)




Figure 2. Charge Injection




Figure 3. NO\_, NC\_, and COM\_ Capacitance




Figure 4. Off-Isolation, On-Loss, and Crosstalk

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Detailed Description

The MAX4751/MAX4752/MAX4753 are low 0.9Ω max (at  $V_+ = 3V$ ) on-resistance, low-voltage quad analog switches that operate from a +1.6V to +3.6V single supply. CMOS construction allows switching analog signals that are within the supply voltage range (GND to  $V_+$ ).

When powered from a +3V supply, the 0.9Ω (max)  $R_{ON}$  allows high continuous currents to be switched in a variety of applications.

## Applications Information

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence  $V_+$  on first, followed by  $NO_+$ ,  $NC_+$ , or  $COM_+$ . If power-supply sequencing is not possible, add two small-signal diodes (D1, D2) in series with the supply pins for overvoltage protection (Figure 5). Adding these diodes reduces the analog signal by one diode drop below  $V_+$  and one diode drop above GND, but does not affect the low switch resistance and low leakage characteristics of the device. Device operation is unchanged, and the difference between  $V_+$  and GND should not exceed 4V.

Power-supply bypassing is needed to improve noise margin and to prevent switching noise propagation from the  $V_+$  supply to other components. A 0.1μF capacitor, connected from  $V_+$  to GND, is adequate for most applications.

### Logic Inputs

The MAX4751/MAX4752/MAX4753 logic inputs can be driven up to +3.6V regardless of the supply voltage. For example, with a +1.8V supply,  $IN_+$  may be driven low to GND and high to +3.6V. Driving  $IN_+$  rail-to-rail minimizes power consumption.

### Analog Signal Levels

Analog signals that range over the entire supply voltage ( $V_+$  to GND) can be passed with very little change in on-




Figure 5. Overvoltage Protection Using Two External Blocking Diodes

resistance (see the *Typical Operating Characteristics*). The switches are bidirectional, so the  $NO_+$ ,  $NC_+$ , and  $COM_+$  pins can be used as either inputs or outputs.

### Layout

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.

## Chip Information

TRANSISTOR COUNT: 228

PROCESS: CMOS

MAX4751/MAX4752/MAX4753



# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Pin Configurations/Functional Diagrams/Truth Tables (continued)

TOP VIEW

**MAX4751**

INPUT	SWITCH STATE
LOW	OFF
HIGH	ON

**MAX4752**

INPUT	SWITCH STATE
LOW	ON
HIGH	OFF

**MAX4753**


INPUT	SWITCHES 1, 8	SWITCHES 2, 4
LOW	OFF	ON
HIGH	ON	OFF

# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)

MAX4751/MAX4752/MAX4753




# 0.9 $\Omega$ , Low-Voltage, Single-Supply Quad SPST Analog Switches

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)

12x16L QFN THIN.EPS



# 0.9Ω, Low-Voltage, Single-Supply Quad SPST Analog Switches

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)

PKG	12L 3x3			16L 3x3		
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.80	0.70	0.75	0.80
b	0.20	0.25	0.30	0.20	0.25	0.30
D	2.90	3.00	3.10	2.90	3.00	3.10
E	2.90	3.00	3.10	2.90	3.00	3.10
e	0.50 BSC.			0.50 BSC.		
L	0.45	0.55	0.65	0.30	0.40	0.50
N	12			16		
ND	3			4		
NE	3			4		
A1	0	0.02	0.05	0	0.02	0.05
A2	0.20 REF			0.20 REF		
k	0.25	-	-	0.25	-	-

EXPOSED PAD VARIATIONS								
PKG. CODES	D2			E2			PIN ID	JEDEC
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1
T1633-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	-

### NOTES:

- DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.
- ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220 REVISION C.

			
PROPRIETARY INFORMATION			
TITLE: PACKAGE OUTLINE			
12 & 16L, QFN THIN, 3x3x0.8 mm			
APPROVAL	DOCUMENT CONTROL NO.	REV.	2/2
	21-0136	C	

MAX4751/MAX4752/MAX4753

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_\_\_\_\_ 13