#### **ABSOLUTE MAXIMUM RATINGS**

(Voltages Referenced to GND)	
V+	0.3V to +6V
V <sub>L</sub> , IN_, COM_, NO_, NC_ (Note1)	-0.3V to $(V++0.3V)$
Continuous Current COM_, NO_, NC	±20mA
Peak Current COM_, NO_, NC_	
(pulsed at 1ms, 10% duty cycle)	±40mA

Continuous Power Dissipation ( $T_A = +70^{\circ}$ )	C)
TSSOP (derate 9.4mW/°C above +70°C	C)754.7mW
16-Pin TQFN (derate 20.8mW/°C	
above +70°C)	1666.7mW
16-Pin Thin QFN (derate 25mW/°C	
above +70°C)	2000mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

**Note 1:** Signals on IN\_, COM\_, NO\_, and NC\_ exceeding 0 or V+ are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS—Single +3V Supply**

 $(V+=+2.7V \text{ to } +3.3V, V_{GND}=0V, V_{IH}=+1.4V, V_{IL}=+0.5V, (V_{L}=+1.5V, V_{IH}=+1.0V, V_{IL}=+0.4V \text{ for MAX4702 only}), T_{A}=-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Typical values are at V+=+3V and  $T_{A}=+25^{\circ}\text{C}$ , unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
ANALOG SWITCH	•						•	
Analog Signal Range	V <sub>COM_</sub> , V <sub>NO_</sub> , V <sub>NC_</sub>			0		V+	V	
On-Resistance	Ron	V+ = +2.7V, I <sub>COM</sub> _ = 10mA;	+25°C		60	75	Ω	
OII-nesistalice	HOM	$V_{NO}$ or $V_{NC} = +1.5V$	T <sub>MIN</sub> to T <sub>MAX</sub>			85	22	
On-Resistance Match Between	ΔRON	$V+ = +2.7V$ , $I_{COM} = 10mA$ ;	+25°C		2	4	Ω	
Channels (Note 4)	ZITON	$V_{NO}$ or $V_{NC} = +1.5V$	T <sub>MIN</sub> to T <sub>MAX</sub>			5	32	
On Desistance Flateres (Nata 5)	D	$V + = +2.7V$ , $I_{COM} = 10mA$ ;	+25°C		8	12	Ω	
On-Resistance Flatness (Note 5)	R <sub>FLAT</sub> (ON)	$V_{NO}$ or $V_{NC}$ = +1V, +1.5V, +2V	T <sub>MIN</sub> to T <sub>MAX</sub>			14		
NO_, NC_ Off-Leakage Current	I <sub>NO_(OFF)</sub> ,	$V + = +3.3V, V_{COM} = +1V,$	+25°C	-0.5		+0.5	nA	
(Note 6)	INC_(OFF)	+3V; V <sub>NO</sub> or V <sub>NC</sub> = +3V, +1V	T <sub>MIN</sub> to T <sub>MAX</sub>	-1		1		
0011 0 1 1 0		$V + = +3.3V, V_{COM} = +1V,$	+25°C	-0.5		+0.5		
COM_ On-Leakage Current (Note 6)	ICOM_(ON)	+3V; V <sub>NO</sub> or V <sub>NC</sub> = +1V, +3V, or unconnected	T <sub>MIN</sub> to T <sub>MAX</sub>	-1		1	nA	
DYNAMIC							•	
Turn-On Time	tou	$V_{NO}$ or $V_{NC}$ = +2V; $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, Figure 2	+25°C		27	35	ns	
Turri-Ori Tilrie	ton		T <sub>MIN</sub> to T <sub>MAX</sub>			45		
Turn-Off Time	toff	$V_{NO}$ or $V_{NC} = +2V$ ; $R_L =$	+25°C		15	20	ne	
Turn-On Time	UFF	$300\Omega$ , C <sub>L</sub> = 35pF, Figure 2	T <sub>MIN</sub> to T <sub>MAX</sub>			25	ns	
Break-Before-Make (Note 6)	tBBM	$V_{NO}$ or $V_{NC} = +2V$ ; $R_L =$	+25°C		15		ns	
Break-Belore-Make (Note 0)	rBRIM	$300\Omega$ , C <sub>L</sub> = 35pF, Figure 2	T <sub>MIN</sub> to T <sub>MAX</sub>	1			115	
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, $50\Omega$ in and out, Figure 5			250		MHz	
Off-Isolation (Note 7)	V <sub>ISO</sub>	$f = 1MHz$ , $R_L = 50\Omega$ , $C_L = 5pF$ , Figure 5	+25°C		-76		dB	

### **ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)**

 $(V+=+2.7V\ to\ +3.3V,\ V_{GND}=0V,\ V_{IH}=+1.4V,\ V_{IL}=+0.5V,\ (V_{L}=+1.5V,\ V_{IH}=+1.0V,\ V_{IL}=+0.4V\ for\ MAX4702\ only),\ T_{A}=-40^{\circ}C\ to\ +85^{\circ}C.$  Typical values are at V+=+3V and  $T_{A}=+25^{\circ}C$ , unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
Crosstalk (Note 8)	V <sub>CT</sub>	$f = 1MHz$ , $R_L = 50\Omega$ , $C_L = 5pF$ , Figure 5	+25°C	-79			dB	
Charge Injection	Q	$V_{GEN} = 0V$ , $R_{GEN} = 0\Omega$ , $C_L = 1.0nF$ , Figure 4	+25°C	0.5			рС	
NO_, NC_, Off-Capacitance	C <sub>NO_(OFF)</sub> , C <sub>NC_(OFF)</sub>	f = 1MHz, V <sub>NO</sub> _, V <sub>NC</sub> _ = GND, Figure 6	+25°C		8		рF	
Switch On-Capacitance	C <sub>(ON)</sub>	f = 1MHz, Figure 6	+25°C		20		рF	
Total Harmonic Distortion	THD	$f$ = 20Hz to 20kHz, 2.5Vp-p, $R_L$ = $600\Omega$	+25°C	0.02			%	
DIGITAL I/O	•		•					
Input Logic High	V	MAX4699/MAX4701		1.4			V	
Input Logic High	V <sub>IH</sub>	MAX4702 ( $V_L = +1.5V$ )		1.0			7 °	
Input Logic Low	\/	MAX4699/MAX4701				0.8	V	
Input Logic Low	VIL	MAX4702 ( $V_L = +1.5V$ )				0.4	V	
Input Leakage Current	I <sub>IH</sub> , I <sub>IL</sub>	$V_{IN} = 0$ to $V+$		-1		1	μΑ	
SUPPLY								
Power-Supply Range	V+			1.8		5.5	V	
Logic Power-Supply Input	VL			1.5		V+	V	
Positive Supply Current	l+	$V+ = +3.3V$ , $V_{IN} = 0$ or $V+$	T <sub>MIN</sub> to T <sub>MAX</sub>	-1		1	μΑ	

## **ELECTRICAL CHARACTERISTICS—Single +5V Supply**

 $(V+=+5V~\pm10\%,~V_{GND}=0V,~V_{IH}=+2.4V,~V_{IL}=+0.8V,~(V_L=+1.5V,~V_{IH}=+1.0V,~V_{IL}=+0.4V~for~MAX4702~only),~T_A=-40^{\circ}C~to~+85^{\circ}C.~Typical~values~are~at~V+=+5V~and~T_A=+25^{\circ}C,~unless~otherwise~noted.)~(Notes~2,~3)$ 

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Analog Signal Range	V <sub>COM_</sub> , V <sub>NO_</sub> , V <sub>NC_</sub>			0		V+	٧
On-Resistance	Ron	$V+ = +4.5V$ , $I_{COM} = 10mA$ ;	+25°C		30	40	Ω
Off-nesistatice	UON	$V_{NO}$ or $V_{NC} = +3.5V$	T <sub>MIN</sub> to T <sub>MAX</sub>			50	1 22
On-Resistance Match Between	A.D.o.i	$V+ = +4.5V$ , $I_{COM} = 10mA$ ;	+25°C		1	3	Ω
Channels (Note 4)	ΔRon	$V_{NO}$ or $V_{NC} = +3.5V$	T <sub>MIN</sub> to T <sub>MAX</sub>			5	1 22
On-Resistance Flatness (Note 5)	Del AT (ON)	$V+ = +4.5V$ , $I_{COM} = 10mA$ ; $V_{NO}$ or $V_{NC} = +2.0V$ ,	+25°C		5	8	Ω
Off-nesistatice Flatfless (Note 3)	RFLAT (ON)	+2.25V, +3.5V	T <sub>MIN</sub> to T <sub>MAX</sub>			10	52
DYNAMIC							
Turn-On Time	ton	$V_{NO}$ or $V_{NC} = +3V$ ; $R_L =$	+25°C		15	18	no
Turn-On Time	ton	$300\Omega$ , C <sub>L</sub> = 35pF, Figure 2	T <sub>MIN</sub> to T <sub>MAX</sub>			20	ns

## **ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)**


 $(V+=+5V\pm10\%, V_{GND}=0V, V_{IH}=+2.4V, V_{IL}=+0.8V, (V_L=+1.5V, V_{IH}=+1.0V, V_{IL}=+0.4V \text{ for MAX4702 only}), T_A=-40^{\circ}C$  to  $+85^{\circ}C$ . Typical values are at V+=+5V and  $T_A=+25^{\circ}C$ , unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
Turn-Off Time	+0==	V <sub>NO_</sub> or V <sub>NC_</sub> = +3V; R <sub>L</sub> =	+25°C		7	12	200	
	toff	$300\Omega$ , C <sub>L</sub> = 35pF, Figure 2	T <sub>MIN</sub> to T <sub>MAX</sub>			15	ns	
Break-Before-Make (Note 6)	toou	$V_{NO}$ or $V_{NC}$ = +3V; $R_L$ =	+25°C		10		no	
Break-Berore-Make (Note 6)	tBBM	$300\Omega$ , $C_L = 35pF$ , Figure 2	T <sub>MIN</sub> to T <sub>MAX</sub>	2			ns	
Charge Injection	Q	$V_{GEN} = 0V, R_{GEN} = 0\Omega,$ $C_{L} = 1.0nF, Figure 4$	+25°C	0.5		рС		
DIGITAL I/O	DIGITAL I/O							
legat legis High	Maria	MAX4699/MAX4701		2.4			\/	
Input Logic High	VIH	MAX4702 ( $V_L = +1.5V$ )	]	1.0			- V	
Input Logic Love	\/	MAX4699/MAX4701				0.8	V	
Input Logic Low	VIL	MAX4702 ( $V_L = +1.5V$ )				0.4	V	
Logic Input Current	I <sub>IH</sub> , I <sub>IL</sub>	$V_{IN} = 0$ to $V+$		-1		1	μΑ	

- Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.
- Note 3: -40°C specifications are guaranteed by design.
- **Note 4:**  $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$ .
- **Note 5:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.
- Note 6: Guaranteed by design.
- Note 7: Off-Isolation =  $20log10 (V_{COM} / V_{NO})$ ,  $V_{COM} = output$ ,  $V_{NO} = input to off switch$ .
- Note 8: Between any two switches.

## Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted. } V_L = +1.5V \text{ for MAX4702 only.})$ 





MIXIM


## Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted. } V_L = +1.5V \text{ for MAX4702 only.})$ 











## **Pin Description**

TQFN-EP PIN		IN TSSOP PIN			
MAX4699/ MAX4701	MAX4702	MAX4701	MAX4702	NAME	FUNCTION
1	1	3	3	NC1	Analog Switch 1—Normally Closed Terminal
_	2	_	4	IN	Digital Control Input Switch 1, 2, 3, and 4
2		4	_	IN1, IN2	Digital Control Input Switch 1 and 2
3	3	5	5	NO2	Analog Switch 2—Normally Open Terminal
4	4	6	6	COM2	Analog Switch 2—Common Terminal
5	5	7	7	NC2	Analog Switch 2—Normally Closed Terminal
6	6	8	8	GND	Ground
7	7	9	9	NO3	Analog Switch 3—Normally Open Terminal
8	8	10	10	СОМЗ	Analog Switch 3—Common Terminal
9	9	11	11	NC3	Analog Switch 3—Normally Closed Terminal
_	10	_	12	VL	Logic Power-Supply Input
10	_	12	_	IN3, IN4	Digital Control Input Switch 3 and 4
11	11	13	13	NO4	Analog Switch 4—Normally Open Terminal
12	12	14	14	COM4	Analog Switch 4—Common Terminal
13	13	15	15	NC4	Analog Switch 4—Normally Closed Terminal
14	14	16	16	V+	Positive Supply Voltage Input
15	15	1	1	NO1	Analog Switch 1—Normally Open Terminal
16	16	2	2	COM1	Analog Switch 1—Common Terminal
_	_	_	_	EP	Exposed Pad (TQFN Only). Connect EP to GND.

## **Detailed Description**

The MAX4699/MAX4701 are low-voltage CMOS analog switches that operate from a single +1.8V to +5.5V power supply. The MAX4702 requires an additional logic supply that allows for setting lower logic thresholds. The MAX4699/MAX4701 are double-pole/double-throw (DPDT) devices. The MAX4702 is a quad single-pole/double-throw (SPDT) device. These devices feature a break-before-make switching, fast switching speeds (with V+ = 5V:  $t_{ON}$  = 18ns max,  $t_{OFF}$  = 9ns max and with V+ = 3V:  $t_{ON}$  = 35ns,  $t_{OFF}$  = 20) and rail-to-rail signal handling. A logic input on the MAX4702 allows for logic thresholds as low as 1.0V.

## \_Applications Information

#### **Analog Signal Levels**

Analog signals that range over the entire supply voltage (V+ to GND) can be passed with very little change in onresistance (see *Typical Operating Characteristics*). The switches are bidirectional, so the NO, NC, and COM pins can be used as either inputs or outputs.




Figure 1. Overvoltage Protection Using Two External Blocking Diodes

/N/IXI/N \_\_\_\_\_\_\_ 7

### Power-Supply Sequencing and Overvoltage Protection

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals, especially if the analog signal is not current limited. If this sequencing is not possible, and if the analog inputs are not current limited to <20mA, add a small-signal diode (D1) as shown in Figure 1. If the analog signal can dip below GND, add D2. Adding protection diodes reduces the analog range to a diode drop (about 0.7V) below V+ (for D1), and a diode drop above ground (for D2). On-resistance increases slightly at low supply voltages. Maximum supply voltage (V+) must not exceed +6V.

Adding protection diode D2 causes the logic threshold to be shifted relative to GND. TTL compatibility is not guaranteed when D2 is added.

Protection diodes D1 and D2 also protect against some overvoltage situations. With Figure 1's circuit, if the supply voltage is below the absolute maximum rating, and if a fault voltage up to the absolute maximum rating is applied to an analog signal pin, no damage will result.

#### **VL Logic Input (MAX4702)**

The MAX4702 features a  $V_L$  logic input that allows for lower logic input thresholds down to 1.0V min for  $V_{IH}$  in the quad SPDT configuration. Power-up  $V_L$  after  $V_T$  has been powered with a minimum of 1.5V to ensure proper operation of the device.

## **Test Circuits/Timing Diagrams**




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval

3 \_\_\_\_\_\_*NIXI/*N

## Test Circuits/Timing Diagrams (continued)




Figure 4. Charge Injection




Figure 5. On-Loss, Off-Isolation, and Crosstalk





Figure 6. Channel Off/On-Capacitance

\_Chip Information

SUBSTRATE CONNECTED TO GND

## Pin Configurations (continued)



## **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 TQFN-EP (4mm x 4mm)	T1644+4	<u>21-0139</u>	90-0070
16 TQFN-EP (3mm x 3mm)	T1633+4	<u>21-0136</u>	90-0031
16 TSSOP	U16+2	<u>21-0066</u>	90-0117

## \_Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
2	10/09	Added "Exposed pad" reference to the <i>Ordering Information</i> table, <i>Pin Configurations</i> , and <i>Pin Description</i> table.	1, 7
3	4/11	Corrected part numbers in <i>Ordering Information</i> ; updated <i>Absolute Maximum Ratings</i> .	1, 2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_

\_ 11