

MAX4162/MAX4163/ MAX4164

UCSP, Micropower, Single-Supply, 10V, Rail-to-Rail I/O Op Amps

Absolute Maximum Ratings

Supply Voltage (V_{DD} to V_{SS}).....	11V	8-Pin μ MAX (derate 4.8mW/°C above +70°C).....	387mW
IN+, IN-, OUT Voltage($V_{DD} + 0.3V$) to ($V_{SS} - 0.3V$)		14-Pin SO (derate 12.3mW/°C above +70°C).....	987mW
Short-Circuit Duration (to either rail)	Continuous	Operating Temperature Range	-40°C to +85°C
Continuous Power Dissipation ($T_A = +70^\circ\text{C}$)		Storage Temperature Range	-65°C to +150°C
5-Pin SOT23 (derate 3.9mW/°C above +70°C)	312mW	Junction Temperature	+150°C
8-Pin SO (derate 7.4mW/°C above +70°C).....	588mW	Lead Temperature (soldering, 10s)	+300°C
8-Pin UCSP (derate 4.7mW/°C above +70°C).....	379mW	Soldering Temperature (reflow, UCSP)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics: 3V Operation

($V_{DD} = 3V$, $V_{SS} = 0V$, $V_{CM} = V_{DD}/2$, $V_{OUT} = V_{DD}/2$, R_L connected to $V_{DD}/2$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, unless otherwise noted. Typical values are at $T_A = +25^\circ\text{C}$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Voltage Range	V _{DD}	Inferred from PSRR test		2.5		10.0	V
Supply Current (Per Amplifier)	I _{DD}				25	40	μA
Input Bias Current (Note 2)	I _B				1.0	100	pA
Input Offset Voltage	V _{OS}	MAX4162	T _A = +25°C		±0.5	±3	mV
			T _A = -40°C to +85°C			±4	
		MAX4163	T _A = +25°C		±0.5	±4	
			T _A = -40°C to +85°C			±5	
		MAX4164	T _A = +25°C		±0.5	±5	
			T _A = -40°C to +85°C			±6	
Input Offset Voltage Tempco	TCV _{OS}				2		μV/°C
Differential Input Resistance	R _{IN}				>10		TΩ
Input Common-Mode Voltage Range	V _{CM}	Inferred from CMRR test		V _{SS} - 0.25		V _{DD} + 0.25	V
Common-Mode Rejection Ratio	CMRR	V _{CM} = (V _{SS} - 0.25V) to (V _{DD} + 0.25V)		70	100		dB
Large-Signal Voltage Gain	A _V	R _L = 10kΩ		85	120		dB
Output Voltage Swing	V _{OUT}	R _L = 10kΩ	V _{DD} - V _{OH}		30	180	mV
			V _{OL} - V _{SS}		30	180	
		R _L = 100kΩ	V _{DD} - V _{OH}		3	25	
			V _{OL} - V _{SS}		3	25	
Output Short-Circuit Current	I _{SC}	To either supply rail			15		mA
Closed-Loop Output Resistance	R _{OUT}	A _V = 1V/V			0.1		Ω
Power-Supply Rejection Ratio	PSRR	V _{DD} = 2.5V to 10V		80	110		dB
Gain-Bandwidth Product	GBWP				200		kHz
Phase Margin	φ _M				60		°
Gain Margin	GM				12		dB
Total Harmonic Distortion	THD	f = 1kHz, V _{OUT} = 2V _{P-P} , R _L = 100kΩ, A _V = 1V/V			0.02		%
Slew Rate	SR				115		V/ms
Settling Time to 0.1%		V _{OUT} = 1V to 2V step			50		μs
Turn-On Time	t _{ON}	V _{DD} = 0 to 3V step, V _{IN} = V _{DD} /2, A _V = 1V/V			20		μs

MAX4162/MAX4163/ MAX4164

UCSP, Micropower, Single-Supply, 10V,
Rail-to-Rail I/O Op Amps

Electrical Characteristics: 3V Operation (continued)

($V_{DD} = 3V$, $V_{SS} = 0V$, $V_{CM} = V_{DD}/2$, $V_{OUT} = V_{DD}/2$, R_L connected to $V_{DD}/2$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage-Noise Density	e_n	$f = 1kHz$		80		nV/ $\sqrt{Hz}$
Differential Input Capacitance				0.7		pF
Input Common-Mode Capacitance				1.5		pF
Internal Charge-Pump Frequency				700		kHz
Charge-Pump Output Feedthrough				100		μV_{P-P}

Electrical Characteristics: 5V Operation

($V_{DD} = 5V$, $V_{SS} = 0V$, $V_{CM} = V_{DD}/2$, $V_{OUT} = V_{DD}/2$, R_L connected to $V_{DD}/2$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Voltage Range	V _{DD}	Inferred from PSRR test		4.5		10.0	V
Supply Current (Per Amplifier)	I _{DD}				25	45	μA
Input Bias Current (Note 2)	I _B				1.0	100	pA
Input Offset Voltage	V _{OS}	MAX4162	T _A = +25°C		±0.5	±3	mV
			T _A = -40°C to +85°C			±4	
		MAX4163	T _A = +25°C		±0.5	±4	
			T _A = -40°C to +85°C			±5	
		MAX4164	T _A = +25°C		±0.5	±5	
			T _A = -40°C to +85°C			±6	
Input Offset Voltage Tempco					2		μV/°C
Differential Input Resistance					>10		TΩ
Input Common-Mode Voltage Range	V _{CM}	Inferred from CMRR test		V _{SS} - 0.25		V _{DD} + 0.25	V
Common-Mode Rejection Ratio	CMRR	V _{CM} = (V _{SS} - 0.25V) to (V _{DD} + 0.25V)		70	100		dB
Large-Signal Voltage Gain	A _V	R _L = 10kΩ		85	120		dB
Output Voltage Swing	V _{OUT}	R _L = 10kΩ	V _{DD} - V _{OH}		50	300	mV
			V _{OL} - V _{SS}		50	300	
		R _L = 100kΩ	V _{DD} - V _{OH}		5	40	
			V _{OL} - V _{SS}		5	40	
Output Short-Circuit Current	I _{SC}	To either supply rail			15		mA
Closed-Loop Output Resistance	R _{OUT}	A _V = 1V/V			0.1		Ω
Power-Supply Rejection Ratio	PSRR	V _{DD} = 4.5V to 10V		80	110		dB
Gain-Bandwidth Product	GBWP				200		kHz
Phase Margin	φM				60		°
Gain Margin	GM				12		dB

Electrical Characteristics: 5V Operation (continued)

(V_{DD} = 5V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = V_{DD}/2, R_L connected to V_{DD}/2, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Total Harmonic Distortion	THD	f = 1kHz, V _{OUT} = 2V _{P-P} , R _L = 100kΩ, A _V = 1V/V		0.02		%
Slew Rate	SR			115		V/ms
Settling Time to 0.1%		V _{OUT} = 1V to 2V step		70		μs
Turn-On Time	t _{ON}	V _{DD} = 0 to 3V step, V _{IN} = V _{DD} /2, A _V = 1V/V		40		μs
Input Voltage-Noise Density	e _n	f = 1kHz		80		nV/√Hz
Differential Input Capacitance				0.7		pF
Input Common-Mode Capacitance				1.5		pF
Internal Charge-Pump Frequency				700		kHz
Charge-Pump Output Feedthrough				100		μV _{P-P}

Note 1: All device specifications are 100% tested at T_A = +25°C. Limits over the extended temperature range are guaranteed by design, not production tested.

Note 2: Input bias current guaranteed by design, not production tested.


Typical Operating Characteristics

(V_{DD} = 5V, V_{SS} = 0V, V_{CM} = V_{DD}/2, T_A = +25°C, unless otherwise noted.)












Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{SS} = 0V$, $V_{CM} = V_{DD}/2$, $T_A = +25^\circ C$, unless otherwise noted.)



Typical Operating Characteristics (continued)


($V_{DD} = 5V$, $V_{SS} = 0V$, $V_{CM} = V_{DD}/2$, $T_A = +25^\circ C$, unless otherwise noted.)




Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{SS} = 0V$, $V_{CM} = V_{DD}/2$, $T_A = +25^\circ C$, unless otherwise noted.)


**TOTAL HARMONIC DISTORTION PLUS NOISE
vs. OUTPUT VOLTAGE SWING**




**GAIN AND PHASE vs. FREQUENCY
($C_L = 0$)**




**GAIN AND PHASE vs. FREQUENCY
($C_L = 500pF$)**



**GAIN AND PHASE vs. FREQUENCY
($C_L = 0.01\mu F$)**




**NONINVERTING
SMALL-SIGNAL PULSE RESPONSE
($V_{DD} = 3V$, $C_L = 0$)**



$V_{DD} = 3V$, $V_{IN} = 100mV$, $R_L = 100k\Omega$ to $V_{DD}/2$,
 $C_L = 0$

**NONINVERTING
SMALL-SIGNAL PULSE RESPONSE
($V_{DD} = 3V$, $C_L = 1500pF$)**




$V_{DD} = 3V$, $V_{IN} = 100mV$, $R_L = 100k\Omega$ to $V_{DD}/2$,
 $C_L = 1500pF$

Typical Operating Characteristics (continued)


($V_{DD} = 5V$, $V_{SS} = 0V$, $V_{CM} = V_{DD}/2$, $T_A = +25^\circ C$, unless otherwise noted.)

**NONINVERTING
SMALL-SIGNAL PULSE RESPONSE**
($V_{DD} = 5V$, $C_L = 0$)




$V_{DD} = 5V$, $V_{IN} = 100mV$, $R_L = 100k\Omega$ to $V_{DD}/2$,
 $C_L = 0$

**NONINVERTING
SMALL-SIGNAL PULSE RESPONSE**
($V_{DD} = 5V$, $C_L = 1500pF$)




$V_{DD} = 5V$, $V_{IN} = 100mV$, $R_L = 100k\Omega$ to $V_{DD}/2$,
 $C_L = 1500pF$

**NONINVERTING
LARGE-SIGNAL PULSE RESPONSE**
($V_{DD} = 3V$, $C_L = 0$)




$V_{DD} = 3V$, $V_{IN} = 2V$, $R_L = 100k\Omega$ to $V_{DD}/2$,
 $C_L = 0$

**NONINVERTING
LARGE-SIGNAL PULSE RESPONSE**
($V_{DD} = 3V$, $C_L = 1500pF$)



$V_{DD} = 3V$, $V_{IN} = 2V$, $R_L = 100k\Omega$ to $V_{DD}/2$,
 $C_L = 1500pF$



**NONINVERTING
LARGE-SIGNAL PULSE RESPONSE**
($V_{DD} = 5V$, $C_L = 0$)



$V_{DD} = 5V$, $V_{IN} = 4V$, $R_L = 100k\Omega$ to $V_{DD}/2$,
 $C_L = 0$

Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{SS} = 0V$, $V_{CM} = V_{DD}/2$, $T_A = +25^\circ C$, unless otherwise noted.)



Pin Description

PIN					NAME	FUNCTION
MAX4162		MAX4163		MAX4164		
SO	SOT23	SO/µMAX	UCSP	SO		
1, 5, 8	—	—	—	—	N.C.	No Connection. Not internally connected.
2	4	—	—	—	IN-	Amplifier Inverting Input
3	3	—	—	—	IN+	Amplifier Noninverting Input
4	2	4	C2	11	V_{SS}	Negative Power Supply
6	1	—	—	—	OUT	Amplifier Output
7	5	8	A2	4	V_{DD}	Positive Power Supply
—	—	1	A1	1	OUTA	Amplifier A Output
—	—	2	B1	2	INA-	Amplifier A Inverting Input
—	—	3	C1	3	INA+	Amplifier A Noninverting Input
—	—	5	C3	5	INB+	Amplifier B Noninverting Input
—	—	6	B3	6	INB-	Amplifier B Inverting
—	—	7	A3	7	OUTB	Amplifier B Output
—	—	—	—	8	OUTC	Amplifier C Output
—	—	—	—	9	INC-	Amplifier C Inverting Input
—	—	—	—	10	INC+	Amplifier C Noninverting Input
—	—	—	—	12	IND+	Amplifier D Noninverting Input
—	—	—	—	13	IND-	Amplifier D Inverting Input
—	—	—	—	14	OUTD	Amplifier D Output





Figure 1. Rail-to-Rail I/O: a) $V_{DD} = 3V$; b) $V_{DD} = 2V$



Insert caption here and position to the layout.

Applications Information

Rail-to-Rail Inputs and Outputs

The MAX4162/MAX4163/MAX4164 input common-mode range extends 250mV beyond each of the supply rails, providing a substantial increase in dynamic range over other op amps (even many of those referred to as rail-to-rail). Although the minimum operating voltage is specified at 2.5V, the devices typically provide full rail-to-rail operation below 2.0V (Figure 1). These amplifiers do not suffer from midswing common-mode-rejection degradation or cross-over nonlinearity often encountered in other rail-to-rail

op amps. Extremely low, 1.0pA input bias current makes these devices ideal for applications such as pH probes, electrometers, and ionization detectors. They are also protected against phase reversal (inferred from CMRR test) and latchup for input signals extending beyond the supply rails. The output stage achieves a lower output impedance than traditional rail-to-rail output stages, providing an output voltage range that typically swings within 150mV of the supply rails for 1mA loads. This architecture also maintains high open-loop gain and output swing while driving substantial loads.

Output Loading and Stability

These devices drive 1mA loads to within 150mV of the supply rails while consuming only 25μA of quiescent current. Internal compensation allows these amplifiers to remain unity-gain stable while driving any capacitive load (Figure 2).

Internal Charge Pump

An internal charge pump provides two internal supplies typically 2V beyond each rail. These internal rails allow the MAX4162/MAX4163/MAX4164 to achieve true rail-to-rail inputs and outputs, while providing excellent common-mode rejection, power-supply rejection ratios, and gain linearity.

These charge pumps require no external components, and in most applications are entirely transparent to the user. Two characteristics may be visible to the user, depending on the application:

- 1) The on-board charge pumps generate a small amount of 700kHz switching noise at the op amp's output. The amplitude of this noise is typically 100μV_{p-p}. The noise is **not** referred to the input, and is independent of amplifier gain. The charge-pump switching frequency is well beyond the amplifier's 200kHz bandwidth, and is therefore unnoticeable in most applications.
- 2) The charge pumps typically require up to 20μs on power-up to fully energize the internal supply rails (Figure 3).

Power Supplies and Layout

The MAX4162/MAX4163/MAX4164 are guaranteed to operate from a single 2.5V to 10.0V power supply, but full rail-to-rail operation typically extends below 2V. For single-supply operation, bypass the power supply with a 1μF capacitor in parallel with a 0.1μF ceramic capacitor. If operating from dual supplies, bypass each supply to ground.

Good layout improves performance by decreasing the amount of stray capacitance at the op amp's inputs and output. To decrease stray capacitance, minimize both trace and external component lead lengths, and place external components close to the op amp's pins.

UCSP Package Consideration

For general UCSP package information and PC layout considerations, please refer to the Maxim Application Note (Wafer-Level Ultra-Chip-Board-Scale-Package).

UCSP Reliability

The UCSP represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a UCSP. Performance through operating life test and moisture resistance remains uncompromised as it is primarily determined by the wafer-fabrication process. Mechanical stress performance is a greater consideration for a UCSP package. UCSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder joint contact integrity must be considered.

Table 1 shows the testing done to characterize the UCSP reliability performance. In conclusion, the UCSP is capable of performing reliably through environmental stresses as indicated by the results in the table. Additional usage data and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maximintegrated.com.

Table 1. Reliability Test Data

TEST	CONDITIONS	DURATION	NO. OF FAILURES PER SAMPLE SIZE
Temperature Cycle	-35°C to +85°C, -40°C to +100°C	150 cycles, 900 cycles	0/10, 0/200
Operating Life	T _A = +70°C	240h	0/10
Moisture Resistance	-20°C to +60°C, 90% RH	240h	0/10
Low-Temperature Storage	-20°C	240h	0/10
Low-Temperature Operational	-10°C	24h	0/10
Solderability	8h steam age	—	0/15
ESD	±2000V, Human Body Model	—	0/5
High-Temperature Operating Life	T _J = +150°C	168h	0/45

MAX4162/MAX4163/
MAX4164

UCSP, Micropower, Single-Supply, 10V,
Rail-to-Rail I/O Op Amps





Figure 3. Power-Up Transient: a) $V_{DD} = 3V$; b) $V_{DD} = 5V$

Pin Configurations (continued)



Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
8 SO	S8-2, S8-4	21-0041
5 SOT23	U5-1	21-0057
8 UCSP	B9-5	21-0093
8 µMAX	U8-1	21-0036
14 SO	S14M-5	21-0041

MAX4162/MAX4163/
MAX4164

UCSP, Micropower, Single-Supply, 10V,
Rail-to-Rail I/O Op Amps

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
2	5/09	Changed operating supply voltage from 2.7V to 2.5V	1, 2, 3, 10, 11
3	1/10	Updated PSRR condition for 5V operation, added lead-free designation to <i>Ordering Information</i> , and added UCSP soldering temperature	1–9, 12
4	8/19	Updated <i>Pin Configurations</i>	1

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at <https://www.maximintegrated.com/en/storefront/storefront.html>.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.