4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Absolute Maximum Ratings (Note 1)

| V _{IN} to PGND | 0.3V to +65V |
|--------------------------------|----------------------------------|
| EN/UVLO to SGND | 0.3V to +65V |
| LX to PGND | 0.3V to (V _{IN} + 0.3V) |
| BST to PGND | 0.3V to +70V |
| BST to LX | 0.3V to +6.5V |
| BST to V _{CC} | 0.3V to +65V |
| FB, CF, RESET, SS, MODE, SYNC, | |
| RT to SGND | 0.3V to +6.5V |
| V _{CC} to SGND | 0.3V to +6.5V |

| SGND to PGND | 0.3V to +0.3V |
|---|------------------|
| LX Total RMS Current | ±4A |
| Output Short-Circuit Duration | Continuous |
| Continuous Power Dissipation (T _A = +70°C) (mu | ultilayer board) |
| TQFN (derate 30.3mW/°C above T _A = +70°C) |)2424.2mW |
| Junction Temperature | +150°C |
| Storage Temperature Range | 65°C to +160°C |
| Lead Temperature (soldering, 10s) | +300°C |
| Soldering Temperature (reflow) | +260°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

| PACKAGE TYPE: 20 TQFN | | | | | |
|---------------------------------------|----------------|--|--|--|--|
| Package Code | T2044+4 | | | | |
| Outline Number | <u>21-0139</u> | | | | |
| Land Pattern Number | <u>90-0409</u> | | | | |
| THERMAL RESISTANCE, FOUR-LAYER BOARD | | | | | |
| Junction to Ambient (θ_{JA}) | 33°C/W | | | | |
| Junction to Case (θ_{JC}) | 2°C/W | | | | |

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

Note 1: Junction temperature greater than +125°C degrades operating lifetimes.

Electrical Characteristics

 $(V_{IN} = V_{EN/UVLO} = 24V, R_{RT} = 40.2k\Omega$ (500kHz), $C_{VCC} = 2.2\mu$ F, $V_{PGND} = V_{SGND} = V_{MODE} = V_{SYNC} = 0V$, LX = SS = RESET = open, V_{BST} to $V_{LX} = 5V$, $V_{FB} = 1V$, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C. All voltages are referenced to SGND, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------|--------------------|---|-----|------|-----|-------|
| INPUT SUPPLY (VIN) | | | | | | |
| Input Voltage Range | V _{IN} | | 4.5 | | 60 | V |
| Input Shutdown Current | I _{IN-SH} | V _{EN/UVLO} = 0V (shutdown mode) | | 2.8 | 4.5 | |
| | 1 | V _{FB} = 1V, MODE = RT = open | | 118 | | μA |
| | ^I Q_PFM | V _{FB} = 1V, MODE = open | | 162 | | |
| Input Quiescent Current | I _{Q-DCM} | DCM mode, V _{LX} = 0.1V | | 1.16 | 1.8 | |
| | I _{Q_PWM} | Normal switching mode, f_{SW} = 500kHz, V_{FB} = 0.8V | | 9.5 | | mA |

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Electrical Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, R_{RT} = 40.2k\Omega$ (500kHz), $C_{VCC} = 2.2\mu$ F, $V_{PGND} = V_{SGND} = V_{MODE} = V_{SYNC} = 0$ V, LX = SS = \overline{RESET} = open, V_{BST} to $V_{LX} = 5V$, $V_{FB} = 1V$, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C. All voltages are referenced to SGND, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--------------------------------------|----------------------|--|--------------------------|---------------------|-------|-------|
| ENABLE/UVLO (EN/UVLO) | | · | | | | |
| | V _{ENR} | V _{EN/UVLO} rising | 1.19 | 1.215 | 1.24 | V |
| EN/UVLO Threshold | V _{ENF} | V _{EN/UVLO} falling | 1.068 | 1.09 | 1.111 | |
| EN/UVLO Input Leakage Current | I _{EN} | $V_{EN/UVLO} = 0V, T_A = +25^{\circ}C$ | -50 | 0 | +50 | nA |
| LDO | · | | | | | |
| | | 6V < V _{IN} < 60V, I _{VCC} = 1mA | 4 75 | - | F 0F | |
| V _{CC} Output Voltage Range | V _{CC} | 1mA ≤ I _{VCC} ≤ 25mA | 4.75 | 5 | 5.25 | V |
| V _{CC} Current Limit | I _{VCC-MAX} | V _{CC} = 4.3V, V _{IN} = 6V | 26.5 | 54 | 100 | mA |
| V _{CC} Dropout | V _{CC-DO} | V _{IN} = 4.5V, I _{VCC} = 20mA | 4.2 | | | V |
| | V _{CC_UVR} | V _{CC} rising | 4.05 | 4.2 | 4.3 | V |
| V _{CC} UVLO | V _{CC_UVF} | V _{CC} falling | 3.65 | 3.8 | 3.9 | |
| POWER MOSFET AND BST DRIV | ER | | | | | |
| High-Side nMOS On-Resistance | R _{DS-ONH} | I _{LX} = 0.3A | | 165 | 325 | mΩ |
| Low-Side nMOS On-Resistance | R _{DS-ONL} | I _{LX} = 0.3A | | 80 | 150 | mΩ |
| LX Leakage Current | I _{LX_LKG} | V _{LX} = V _{IN} - 1V, V _{LX} = V _{PGND} + 1V, T _A = +25°C | -2 | | +2 | μA |
| SOFT-START (SS) | · <u> </u> | · | | | | |
| Charging Current | I _{SS} | V _{SS} = 0.5V | 4.7 | 5 | 5.3 | μA |
| FEEDBACK (FB) | · | | | | | |
| FB Regulation Voltage | | MODE = SGND on V _{CC} | 0.89 | 0.9 | 0.91 | v |
| | V _{FB_REG} | MODE = OPEN | 0.89 | 0.915 | 0.936 | V |
| FB Input Bias Current | I _{FB} | 0 < V _{FB} < 1V, T _A = +25°C | -50 | | +50 | nA |
| MODE | 1 | | | | | , |
| | V _{M-DCM} | MODE = V _{CC} (DCM mode) | V _{CC} - 1.6 | | | |
| MODE Threshold | V _{M-PFM} | / _{M-PFM} MODE = open (PFM mode) | | V _{CC} / 2 | | V |
| | V _{M-PWM} | MODE = GND (PWM mode) | | | 1.4 | |
| CURRENT LIMIT | · | · | | | | |
| Peak Current-Limit Threshold | IPEAK-LIMIT | | 2.4 | 2.8 | 3.25 | A |
| Runaway Current-Limit Threshold | IRUNAWAY-LIMIT | | 2.9 | 3.4 | 3.9 | A |
| | | MODE = open/V _{CC} | -0.16 | 0 | +0.16 | • |
| Valley Current-Limit Threshold | ISINK-LIMIT | MODE = GND | | -1.8 | | A |
| PFM Current-Limit Threshold | I _{PFM} | MODE = open | 0.6 | 0.75 | 0.9 | A |

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Electrical Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, R_{RT} = 40.2k\Omega$ (500kHz), $C_{VCC} = 2.2\mu$ F, $V_{PGND} = V_{SGND} = V_{MODE} = V_{SYNC} = 0V$, LX = SS = \overline{RESET} = open, V_{BST} to $V_{LX} = 5V$, $V_{FB} = 1V$, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C. All voltages are referenced to SGND, unless otherwise noted.) (Note 2)


| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|----------------------|---|--------------------------|--------|--------------------------|--------------------------|
| RT AND SYNC | | | | | | |
| | | R _{RT} = 210kΩ | 90 | 100 | 110 | |
| | | R _{RT} = 102kΩ | 180 | 200 | 220 | 1 |
| Switching Frequency | f _{SW} | R _{RT} = 40.2kΩ | 475 | 500 | 525 | kHz |
| | | R _{RT} = 8.06kΩ | 1950 | 2200 | 2450 | 1 |
| | | R _{RT} = open | 460 | 500 | 540 | 1 |
| SYNC Frequency Capture Range | | f _{SW} set by R _{RT} | 1.1 x f _{SW} | | 1.4 x f _{SW} | kHz |
| SYNC Pulse Width | | | 50 | | | ns |
| | VIH | | 2.1 | | | |
| SYNC Threshold | VIL | | | | 0.8 | - V |
| FB Undervoltage Trip Level to Cause Hiccup | V _{FB-HICF} | | 0.56 | 0.58 | 0.6 | V |
| Hiccup Timeout | | (Note 3) | | 32,768 | | Cycles |
| | 1 | MAX17505 | | | 135 | ns |
| Minimum On-Time | t _{ON-MIN} | MAX17505S | | 55 | 80 | ns |
| Minimum Off-Time | t _{OFF-MIN} | | 140 | | 160 | ns |
| LX Dead Time | | | | 5 | | ns |
| RESET | | | | | | |
| RESET Output Level Low | | I _{RESET} = 10mA | | | 0.4 | V |
| RESET Output Leakage Current | | $T_A = T_J = +25^{\circ}C, V_{\overline{RESET}} = 5.5V$ | -0.1 | | +0.1 | μA |
| FB Threshold for RESET Assertion | V _{FB-OKF} | V _{FB} falling | 90.5 | 92 | 94 | %V _{FB-} REG |
| FB Threshold for RESET Deassertion | V _{FB-OKR} | V _{FB} rising | 93.8 | 95 | 97.2 | %V _{FB-} REG |
| RESET Deassertion Delay After FB Reaches 95% Regulation | | | | 1024 | | Cycles |
| THERMAL SHUTDOWN | | | | | | |
| Thermal-Shutdown Threshold | | Temperature rising | | 165 | | °C |
| Thermal-Shutdown Hysteresis | | | | 10 | | °C |

Note 2: All limits are 100% tested at +25°C. Limits over temperature are guaranteed by design. **Note 3:** See the *Overcurrent Protection/Hiccup Mode* section for more details.

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Typical Operating Characteristics


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{PGND} = V_{SGND} = 0V, C_{VIN} = C_{VCC} = 2.2\mu$ F, C_{BST} = 0.1µF, C_{SS} = 5600pF, RT = MODE = open, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted.)



4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{PGND} = V_{SGND} = 0V, C_{VIN} = C_{VCC} = 2.2\mu$ F, $C_{BST} = 0.1\mu$ F, $C_{SS} = 5600$ pF, RT = MODE = open, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C. All voltages are referenced to GND, unless otherwise noted.)



4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{PGND} = V_{SGND} = 0V, C_{VIN} = C_{VCC} = 2.2\mu$ F, $C_{BST} = 0.1\mu$ F, $C_{SS} = 5600$ pF, RT = MODE = open, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C. All voltages are referenced to GND, unless otherwise noted.)





4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation


Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{PGND} = V_{SGND} = 0V, C_{VIN} = C_{VCC} = 2.2\mu$ F, $C_{BST} = 0.1\mu$ F, $C_{SS} = 5600$ pF, RT = MODE = open, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C. All voltages are referenced to GND, unless otherwise noted.)

















4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation


Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{PGND} = V_{SGND} = 0V, C_{VIN} = C_{VCC} = 2.2\mu$ F, $C_{BST} = 0.1\mu$ F, $C_{SS} = 5600$ pF, RT = MODE = open, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C. All voltages are referenced to GND, unless otherwise noted.)













MAX17505S 3.3V OUTPUT SOFT-START WITH 2.5V PREBIAS (PWM MODE, FIGURE 6 CIRCUIT)





4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation


Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{PGND} = V_{SGND} = 0V, C_{VIN} = C_{VCC} = 2.2\mu$ F, $C_{BST} = 0.1\mu$ F, $C_{SS} = 5600$ pF, RT = MODE = open, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C. All voltages are referenced to GND, unless otherwise noted.)













MAX17505 5V OUTPUT STEADY-STATE SWITCHING WAVEFORMS (DCM MODE, 25mA LOAD, FIGURE 3 CIRCUIT)



4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{PGND} = V_{SGND} = 0V, C_{VIN} = C_{VCC} = 2.2\mu$ F, $C_{BST} = 0.1\mu$ F, $C_{SS} = 5600$ pF, RT = MODE = open, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C. All voltages are referenced to GND, unless otherwise noted.)





4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation


Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{PGND} = V_{SGND} = 0V, C_{VIN} = C_{VCC} = 2.2\mu$ F, $C_{BST} = 0.1\mu$ F, $C_{SS} = 5600$ pF, RT = MODE = open, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C. All voltages are referenced to GND, unless otherwise noted.)

















4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation


Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{PGND} = V_{SGND} = 0V, C_{VIN} = C_{VCC} = 2.2\mu$ F, $C_{BST} = 0.1\mu$ F, $C_{SS} = 5600$ pF, RT = MODE = open, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C. All voltages are referenced to GND, unless otherwise noted.)



















4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation


Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{PGND} = V_{SGND} = 0V, C_{VIN} = C_{VCC} = 2.2\mu$ F, $C_{BST} = 0.1\mu$ F, $C_{SS} = 5600$ pF, RT = MODE = open, $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C. All voltages are referenced to GND, unless otherwise noted.)


















GAIN (dB)

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Pin Configuration



Pin Description


| PIN | NAME | FUNCTION |
|-----|-----------------|--|
| 1–3 | V _{IN} | Power-Supply Input. 4.5V to 60V input supply range. Connect the V _{IN} pins together. Decouple to PGND with a 2.2 μ F capacitor; place the capacitor close to the V _{IN} and PGND pins. Refer to the MAX17505/MAX17505S EV kit data sheets for a layout example. |
| 4 | EN/UVLO | Enable/Undervoltage Lockout. Drive EN/UVLO high to enable the output voltage. Connect to the center of the resistor-divider between V_{IN} and SGND to set the input voltage at which the device turns on. Pull up to V_{IN} for always-on operation. |
| 5 | RESET | Open-Drain RESET Output. The RESET output is driven low if FB drops below 92% of its set value. RESET goes high 1024 clock cycles after FB rises above 95% of its set value. |
| 6 | SYNC | The device can be synchronized to an external clock using this pin. See the <i>External Frequency Synchronization</i> section for more details. |
| 7 | SS | Soft-Start Input. Connect a capacitor from SS to SGND to set the soft-start time. |
| 8 | CF | At switching frequencies lower than 500kHz, connect a capacitor from CF to FB. Leave CF open if switching frequency is equal or more than 500kHz. See the <i>Loop Compensation</i> section for more details. |
| 9 | FB | Feedback Input. Connect FB to the center tap of an external resistor-divider from the output to GND to set the output voltage. See the <i>Adjusting Output Voltage</i> section for more details. |
| 10 | RT | Connect a resistor from RT to SGND to set the regulator's switching frequency. Leave RT open for the default 500kHz frequency. See the <i>Setting the Switching Frequency (RT)</i> section for more details. |
| 11 | MODE | MODE pin configures the device to operate either in PWM, PFM, or DCM modes of operation. Leave MODE unconnected for PFM operation (pulse skipping at light loads). Connect MODE to SGND for constant-frequency PWM operation at all loads. Connect MODE to V_{CC} for DCM operation. See the <i>MODE Setting</i> section for more details. |

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Pin Description (continued)

| PIN | NAME | FUNCTION |
|-------|-----------------|--|
| 12 | V _{CC} | 5V LDO Output. Bypass V_{CC} with 2.2µF ceramic capacitance to SGND. |
| 13 | SGND | Analog Ground |
| 14–16 | PGND | Power Ground. Connect the PGND pins externally to the power ground plane. Connect the SGND and PGND pins together at the ground return path of the V_{CC} bypass capacitor. Refer to the MAX17505/MAX17505S EV kit data sheets for a layout example. |
| 17–19 | LX | Switching Node. Connect LX pins to the switching side of the inductor. Refer to the MAX17505/ MAX17505S EV kit data sheets for a layout example. |
| 20 | BST | Boost Flying Capacitor. Connect a 0.1µF ceramic capacitor between BST and LX. |
| _ | EP | Exposed pad. Connect to the SGND pin. Connect to a large copper plane below the IC to improve heat dissipation capability. Add thermal vias below the exposed pad. Refer to the MAX17505/MAX17505S EV kit data sheets for a layout example. |

Block Diagram



4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Detailed Description

The MAX17505/MAX17505S high-efficiency, high-voltage, synchronously rectified step-down converter with dual integrated MOSFETs operates over a 4.5V to 60V input. It delivers up to 1.7A and 0.9V to 90%V_{IN} output voltage. Built-in compensation across the output voltage range eliminates the need for external components. The feedback (FB) regulation accuracy over -40°C to +125°C is $\pm 1.1\%$.

The device features a peak-current-mode control architecture. An internal transconductance error amplifier produces an integrated error voltage at an internal node, which sets the duty cycle using a PWM comparator, a highside current-sense amplifier, and a slope-compensation generator. At each rising edge of the clock, the highside MOSFET turns on and remains on until either the appropriate or maximum duty cycle is reached, or the peak current limit is detected. During the high-side MOSFET's on-time, the inductor current ramps up. During the second half of the switching cycle, the high-side MOSFET turns off and the low-side MOSFET turns on. The inductor releases the stored energy as its current ramps down and provides current to the output.

The device features a MODE pin that can be used to operate the device in PWM, PFM, or DCN control schemes. The device integrates adjustable-input undervoltage lockout, adjustable soft-start, open RESET, and external frequency synchronization features. The MAX17505S offers a lower Minimum On-Time that allows for higher switching frequencies and a smaller solution size.

Mode Selection (MODE)

The logic state of the MODE pin is latched when V_{CC} and EN/UVLO voltages exceed the respective UVLO rising thresholds and all internal voltages are ready to allow LX switching. If the MODE pin is open at power-up, the device operates in PFM mode at light loads. If the MODE pin is grounded at power-up, the device operates in constant-frequency PWM mode at all loads. Finally, if the MODE pin is connected to V_{CC} at power-up, the device operates in constant-frequency DCM mode at light loads. State changes on the MODE pin are ignored during normal operation.

PWM Mode Operation

In PWM mode, the inductor current is allowed to go negative. PWM operation provides constant frequency operation at all loads, and is useful in applications sensitive to switching frequency. However, the PWM mode of operation gives lower efficiency at light loads compared to PFM and DCM modes of operation.

PFM Mode Operation

PFM mode of operation disables negative inductor current and additionally skips pulses at light loads for high efficiency. In PFM mode, the inductor current is forced to a fixed peak of 750mA every clock cycle until the output rises to 102.3% of the nominal voltage. Once the output reaches 102.3% of the nominal voltage, both the high-side and low-side FETs are turned off and the device enters hibernate operation until the load discharges the output to 101.1% of the nominal voltage. Most of the internal blocks are turned off in hibernate operation to save quiescent current. After the output falls below 101.1% of the nominal voltage, the device comes out of hibernate operation, turns on all internal blocks, and again commences the process of delivering pulses of energy to the output until it reaches 102.3% of the nominal output voltage.

The advantage of the PFM mode is higher efficiency at light loads because of lower quiescent current drawn from supply. The disadvantage is that the output-voltage ripple is higher compared to PWM or DCM modes of operation and switching frequency is not constant at light loads.

DCM Mode Operation

DCM mode of operation features constant frequency operation down to lighter loads than PFM mode, by not skipping pulses but only disabling negative inductor current at light loads. DCM operation offers efficiency performance that lies between PWM and PFM modes.

Linear Regulator (V_{CC})

An internal linear regulator (V_{CC}) provides a 5V nominal supply to power the internal blocks and the low-side MOSFET driver. The output of the linear regulator (V_{CC}) should be bypassed with a 2.2μ F ceramic capacitor to SGND. The device employs an undervoltage lockout circuit that disables the internal linear regulator when V_{CC} falls below 3.8V (typ).

Setting the Switching Frequency (RT)

The switching frequency of the device can be programmed from 100kHz to 2.2MHz by using a resistor connected from the RT pin to SGND. The switching frequency (f_{SW}) is related to the resistor connected at the RT pin (R_{RT}) by the following equation:

$$R_{RT} \cong \frac{21 \times 10^3}{f_{SW}} - 1.7$$

where R_{RT} is in k Ω and f_{SW} is in kHz. Leaving the RT pin open causes the device to operate at the default switching frequency of 500kHz. See <u>Table 1</u> for RT resistor values for a few common switching frequencies.

Table 1. Switching Frequency vs. RTResistor

| SWITCHING FREQUENCY (kHz) | RT RESISTOR (kΩ) |
|---------------------------|------------------|
| 500 | Open |
| 100 | 210 |
| 200 | 102 |
| 400 | 49.9 |
| 1000 | 19.1 |
| 2200 | 8.06 |

Operating Input Voltage Range

The minimum and maximum operating input voltages for a given output voltage should be calculated as follows:

$$\begin{split} V_{IN(MIN)} = & \frac{V_{OUT} + (I_{OUT(MAX)} \times (R_{DCR} + 0.15))}{1 - (f_{SW(MAX)} \times t_{OFF(MAX)})} \\ & + (I_{OUT(MAX)} \times 0.175) \end{split}$$

$$V_{IN(MAX)} = \frac{V_{OUT}}{f_{SW(MAX)} \times t_{ON(MIN)})}$$

where V_{OUT} is the steady-state output voltage, I_{OUT (MAX)} is the maximum load current, R_{DCR} is the DC resistance of the inductor, $f_{SW(MAX)}$ is the maximum switching frequency, $t_{OFF-MAX}$ is the worst-case minimum switch off-time (160ns), and t_{ON-MIN} is the worst-case minimum switch on-time (135ns for the MAX17505, 80ns for the MAX17505S).

External Frequency Synchronization (SYNC)

The internal oscillator of the device can be synchronized to an external clock signal on the SYNC pin. The external synchronization clock frequency must be between 1.1 x f_{SW} and 1.4 x f_{SW} , where f_{SW} is the frequency programmed by the RT resistor. The minimum external clock pulse-width high should be greater than 50ns. See the *RT AND SYNC* section in the *Electrical Characteristics* table for details.

Overcurrent Protection/Hiccup Mode

The device is provided with a robust overcurrent protection scheme that protects the device under overload and output short-circuit conditions. A cycle-by-cycle peak current limit turns off the high-side MOSFET whenever the high-side switch current exceeds an internal limit of 2.8A (typ). A runaway current limit on the high-side

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

switch current at 3.4A (typ) protects the device under high input voltage, short-circuit conditions when there is insufficient output voltage available to restore the inductor current that was built up during the ON period of the step-down converter. One occurrence of the runaway current limit triggers a hiccup mode. In addition, if due to a fault condition, feedback voltage drops to 0.58V (typ) any time after soft-start is complete, and hiccup mode is triggered. In hiccup mode, the converter is protected by suspending switching for a hiccup timeout period of 32,768 clock cycles. Once the hiccup timeout period expires, soft-start is attempted again. Note that when softstart is attempted under overload condition, if feedback voltage does not exceed 0.58V, the device switches at half the programmed switching frequency. Hiccup mode of operation ensures low power dissipation under output short-circuit conditions.

RESET Output

The device includes a RESET comparator to monitor the output voltage. The open-drain RESET output requires an external pullup resistor. RESET goes high (high impedance) 1024 switching cycles after the regulator output increases above 95% of the designed nominal regulated voltage. RESET goes low when the regulator output voltage drops to below 92% of the nominal regulated voltage. RESET also goes low during thermal shutdown.

Prebiased Output

When the device starts into a prebiased output, both the high-side and the low-side switches are turned off so that the converter does not sink current from the output. Highside and low-side switches do not start switching until the PWM comparator commands the first PWM pulse, at which point switching commences. The output voltage is then smoothly ramped up to the target value in alignment with the internal reference.

Thermal-Shutdown Protection

Thermal-shutdown protection limits total power dissipation in the device. When the junction temperature of the device exceeds +165°C, an on-chip thermal sensor shuts down the device, allowing the device to cool. The thermal sensor turns the device on again after the junction temperature cools by 10°C. Soft-start resets during thermal shutdown. Carefully evaluate the total power dissipation (see the <u>Power Dissipation</u> section) to avoid unwanted triggering of the thermal shutdown in normal operation.

Applications Information

Input Capacitor Selection

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching. The input capacitor RMS current requirement (I_{RMS}) is defined by the following equation:

$$I_{RMS} = I_{OUT(MAX)} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$

where, $I_{OUT(MAX)}$ is the maximum load current. I_{RMS} has a maximum value when the input voltage equals twice the output voltage ($V_{IN} = 2 \times V_{OUT}$), so $I_{RMS(MAX)} = I_{OUT(MAX)}/2$.

Choose an input capacitor that exhibits less than +10°C temperature rise at the RMS input current for optimal long-term reliability. Use low-ESR ceramic capacitors with high-ripple-current capability at the input. X7R capacitors are recommended in industrial applications for their temperature stability. Calculate the input capacitance using the following equation:

$$C_{IN} = \frac{I_{OUT(MAX)} \times D \times (1 - D)}{\eta \times f_{SW} \times \Delta V_{IN}}$$

where D = V_{OUT}/V_{IN} is the duty ratio of the controller, f_{SW} is the switching frequency, ΔV_{IN} is the allowable input voltage ripple, and η is the efficiency.

In applications where the source is located distant from the device input, an electrolytic capacitor should be added in parallel to the ceramic capacitor to provide necessary damping for potential oscillations caused by the inductance of the longer input power path and input ceramic capacitor.

Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (I_{SAT}), and DC resistance (R_{DCR}). The switching frequency and output voltage determine the inductor value as follows:

$$L = \frac{V_{OUT}}{f_{SW}}$$

where $V_{OUT},\ \text{and}\ f_{SW}$ are nominal values. Select an inductor whose value is nearest to the value calculated by the previous formula.

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Select a low-loss inductor closest to the calculated value with acceptable dimensions and having the lowest possible DC resistance. The saturation current rating (I_{SAT}) of the inductor must be high enough to ensure that saturation can occur only above the peak current-limit value of 2.8A.

Output Capacitor Selection

X7R ceramic output capacitors are preferred due to their stability over temperature in industrial applications. The output capacitors are usually sized to support a step load of 50% of the maximum output current in the application, so the output voltage deviation is contained to 3% of the output voltage change. The minimum required output capacitance can be calculated as follows:

$$C_{OUT} = \frac{1}{2} \times \frac{I_{STEP} \times I_{RESPONSE}}{\Delta V_{OUT}}$$
$$t_{RESPONSE} \cong (\frac{0.33}{f_C} + \frac{1}{f_{sw}})$$

where I_{STEP} is the load current step, t_{RESPONSE} is the response time of the controller, ΔV_{OUT} is the allowable output-voltage deviation, f_C is the target closed-loop crossover frequency, and f_{SW} is the switching frequency. For the MAX17505, select f_C to be 1/9th of f_{SW} if the switching frequency is less than or equal to 500kHz. If the switching frequency is more than 500kHz, select f_C to be 55kHz. For the MAX17505S, select f_C to be 1/10th of f_{SW} if the switching frequency is less than or equal to 1MHz. If the switching frequency is less than or equal to 1MHz. If the switching frequency is more than 1MHz, select f_C to be 100kHz.

Derating of ceramic capacitors with DC-voltage must be considered while selecting the output capacitor. Derating curves are available from all major ceramic capacitor vendors.

Soft-Start Capacitor Selection

The device implements adjustable soft-start operation to reduce inrush current. A capacitor connected from the SS pin to SGND programs the soft-start time. The selected output capacitance (C_{SEL}) and the output voltage (V_{OUT}) determine the minimum required soft-start capacitor as follows:

$$C_{SS} \ge 28 \times 10^{-6} \times C_{SEL} \times V_{OUT}$$

The soft-start time (t_{SS}) is related to the capacitor connected at SS (C_{SS}) by the following equation:

$$t_{SS} = \frac{0_{SS}}{5.55 \times 10^{-6}}$$

For example, to program a 1ms soft-start time, a 5.6nF capacitor should be connected from the SS pin to SGND.

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation




Figure 1. Setting the Input Undervoltage Lockout

Setting the Input Undervoltage-Lockout Level

The device offers an adjustable input undervoltage-lockout level. Set the voltage at which the device turns on with a resistive voltage-divider connected from $V_{\rm IN}$ to SGND. Connect the center node of the divider to EN/UVLO.

Choose R1 to be $3.3M\Omega$ and then calculate R2 as follows:

R2 =
$$\frac{\text{R1} \times 1.215}{(\text{V}_{\text{INU}} - 1.215)}$$

where V_{INU} is the voltage at which the device is required to turn on. Ensure that V_{INU} is higher than 0.8 x V_{OUT}. If the EN/UVLO pin is driven from an external signal source, a series resistance of minimum $1k\Omega$ is recommended to be placed between the signal source output and the EN/UVLO pin, to reduce voltage ringing on the line.

Loop Compensation

The device is internally loop compensated. However, if the switching frequency is less than 500kHz, connect a 0402 capacitor C6 between the CF pin and the FB pin. Use Table 2 to select the value of C6.




Figure 2. Setting the Output Voltage

Adjusting Output Voltage

Set the output voltage with a resistive voltage-divider connected from the positive terminal of the output capacitor (V_{OUT}) to SGND (see Figure 2). Connect the center node of the divider to the FB pin. Use the following procedure to choose the resistive voltage-divider values: Calculate resistor R3 from the output to the FB pin as follows:

$$R3 = \frac{216 \times 10^3}{f_C \times C_{OUT}}$$

where R3 is in kΩ, crossover frequency f_C is in kHz, and the output capacitor C_{OUT} is in $\mu F.$ For the MAX17505, choose f_C to be 1/9th of the switching frequency, f_{SW} , if the switching frequency is less than or equal to 500kHz. If the switching frequency is more than 500kHz, select f_C to be 55kHz. For the MAX17505S, select f_C to be 1/10th of f_{SW} if the switching frequency is less than or equal to 1MHz. If the switching frequency is more than 1MHz, select f_C to be 100kHz.

Table 2. C6 Capacitor Value at Various Switching Frequencies

| SWITCHING FREQUENCY RANGE (kHz) | C6 (pF) |
|---------------------------------|---------|
| 200 to 300 | 2.2 |
| 300 to 400 | 1.2 |
| 400 to 500 | 0.75 |

•

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Calculate resistor R4 from the FB pin to SGND as follows

$$R4 = \frac{R3 \times 0.9}{(V_{OUT} - 0.9)}$$

Power Dissipation

At a particular operating condition, the power losses that lead to temperature rise of the part are estimated as follows:

$$P_{LOSS} = (P_{OUT} \times (\frac{1}{\eta} - 1)) - (I_{OUT}^{2} \times R_{DCR})$$
$$P_{OUT} = V_{OUT} \times I_{OUT}$$

where P_{OUT} is the total output power, η is the efficiency of the converter, and R_{DCR} is the DC resistances of the inductor. (See the <u>Typical Operating Characteristics</u> for more information on efficiency at typical operating conditions.) For a multilayer board, the thermal performance metrics for the package are given below:

$$\theta_{JA} = 33^{\circ}C/W$$

 $\theta_{JC} = 2^{\circ}C/W$

The junction temperature of the device can be estimated at any given maximum ambient temperature (T_{A_MAX}) from the equation below:

$$T_{J} MAX = T_{A} MAX + (\theta_{JA} \times P_{LOSS})$$

If the application has a thermal management system that ensures that the exposed pad of the device is maintained at a given temperature (T_{EP_MAX}) by using proper heat sinks, then the junction temperature of the device can be estimated at any given maximum ambient temperature from the equation below:

$$T_{J_MAX} = T_{EP_MAX} + (\theta_{JC} \times P_{LOSS})$$

Junction temperature greater than +125°C degrades operating lifetimes.

PCB Layout Guidelines

All connections carrying pulsed currents must be very short and as wide as possible. The inductance of these connections must be kept to an absolute minimum due to the high di/dt of the currents. Since inductance of a current carrying loop is proportional to the area enclosed by the loop, if the loop area is made very small, inductance is reduced. Additionally, small-current loop areas reduce radiated EMI.

A ceramic input filter capacitor should be placed close to the V_{IN} pins of the IC. This eliminates as much trace inductance effects as possible and gives the IC a cleaner voltage supply. A bypass capacitor for the V_{CC} pin also should be placed close to the pin to reduce effects of trace impedance.


When routing the circuitry around the IC, the analog small-signal ground and the power ground for switching currents must be kept separate. They should be connected together at a point where switching activity is at a minimum, typically the return terminal of the V_{CC} bypass capacitor. This helps keep the analog ground quiet. The ground plane should be kept continuous/unbroken as far as possible. No trace carrying high switching current should be placed directly over any ground plane discontinuity.

PCB layout also affects the thermal performance of the design. A number of thermal vias that connect to a large ground plane should be provided under the exposed pad of the part, for efficient heat dissipation.

For a sample layout that ensures first pass success, refer to the MAX17505 evaluation kit layout available at www.maximintegrated.com.

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Recommended Component Placement for MAX17505/MAX17505S



4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation




Figure 3. MAX17505 Typical Application Circuit (5V, 500kHz Switching Frequency)




Figure 4. MAX17505 Typical Application Circuit (3.3V, 500kHz Switching Frequency)

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation




Figure 5. MAX17505S Typical Application Circuit (5V Output, 1MHz Switching Frequency)




Figure 6. MAX17505S Typical Application Circuit (3.3V Output, 1MHz Switching Frequency)

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Ordering Information

| PART | PIN-PACKAGE |
|---------------|-------------------------|
| MAX17505ATP+ | 20 TQFN (4mm x 4mm) |
| MAX17505SATP+ | 20 TQFN-EP* (4mm x 4mm) |

Note: Device operates over the -40°C to +125°C temperature range, unless otherwise noted.

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed pad.

Chip Information

PROCESS: BICMOS

4.5V-60V, 1.7A, High-Efficiency, Synchronous Step-Down DC-DC Converter With Internal Compensation

Revision History

| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES CHANGED |
|--------------------|------------------|--|------------------|
| 0 | 1/14 | Initial release | — |
| 1 | 10/16 | Added MAX17505S to data sheet | 1–17 |
| 2 | 5/17 | Updated part number in title and TOCs 8a, 12, 12a, 13, 13a, 14a, 15a, 16a, 17a, 18, 18a, 19a, 20a, 21a, 22, 22a, 23, 23a, 24a, 25a, 26a, 27a, 29a, 31, and 31a | 1–27 |

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc. © 2017 Maxim Integrated Products, Inc. 26