ABSOLUTE MAXIMUM RATINGS

AIN to AGND	0.3 to +15V
IN to PGND	0.3V to (VAIN + 0.3V)
LX to PGND	0.5V to (V _{IN} + 0.3V)
PGND to AGND	±0.3V
SHDN to AGND	0.3V to (VAIN + 0.3V)
ILIM/SS, FB, CC, BOOT, REF to AGND	0.3V to (V _{CVL} + $0.3V$)
CVH to IN	6V to +0.3V
CVL, STBY, SYNC/PWM to AGND	0.3V to +6V
Reference Current	+1mA

CVL Current	1mA to +10mA
LX Peak Current (Internally Limited)	2.3A
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
16-Pin QSOP (derate 8.3mW/°C above +70°	°C)667mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = V_{\overline{SHDN}} = 6V, \overline{STBY} = SYNC/PWM = CVL, V_{BOOT} = V_{OUT}, FB = AGND, circuit of Figure 1, T_A = 0°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
Input Voltage Range				2.7		14	V
Feedback Voltage	V _{FB}	VFB = VOUT, ILOAD = 0	D to 1A	1.238	1.251	1.264	V
Output Voltage (3.3V Mode)	Vout	FB = AGND, I _{LOAD} =	0 to 1A	3.296	3.333	3.368	V
Output Load Regulation		VFB = VOUT, ILOAD = 0	D to 1A		0.01		%
Output Current Capability		$V_{IN} = 5V$ to 14V		1			А
Output Adjust Range		BOOT = AGND (Note	1)	VREF		Vin	V
FB Input Current	I _{FB}	$V_{FB} = 1.4V$		-50		50	nA
On Registeres, R.Channel		High-side switch,	$V_{IN} = 6V$		0.24	0.5	0
On-Resistance, P-Channel		$I_{LX} = 1A$	VIN = 2.7V		0.34	0.8	Ω
On-Resistance, N-Channel		Low-side switch, VIN =	= 2.7V, I _{LX} = 200mA		3	8	Ω
Current Limit in PWM Mode	ILIM			1.2	1.75	2.3	А
Pulse-Skipping Current Threshold		SYNC/PWM = low		285	380	475	mA
Current Limit in Low-Power Mode	ILIMLP	STBY = low		285	380	475	mA
Current Limit, N-Channel		SYNC/PWM = high		0.15	0.4	0.9	А
Zara Crassing Threshold		MAX1684		-10	50	100	~ ^
Zero Crossing Threshold		5110C/PWIVI = 10W	MAX1685	20	80	130	ШA
		PWM mode, SYNC/PWM = high,	MAX1684		13	33	
Quiescent Power Consumption		V _{BOOT} = 3.3V (Note 2)	MAX1685		25	65	
		Normal mode, SYNC/F VBOOT = 3.3V (Note 2	PWM = low,)		0.9	2	mW
		Low-power mode, $\overline{\text{STE}}$ V _{BOOT} = 3.3V (Note 2	BY = low,)		0.14	0.27	



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = V \overline{SHDN} = 6V, \overline{STBY} = SYNC/PWM = CVL, V_{BOOT} = V_{OUT}, FB = AGND, circuit of Figure 1, T_A = 0°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
Quiescent Supply Current in Dropout		$\overline{\text{STBY}}$ = low, V _{IN} = 2.7V			230	430	μA
Shutdown Supply Current		SHDN = low			2	6	μA
LX Leakage Current	ILX	$V_{IN} = 14V, V_{LX} = 0 \text{ or } 1$	I4V, SHDN = low			20	μA
	face	MAX1684		260	300	340	
Oscillator Frequency	IOSC	MAX1685		520	600	680	КПИ
SVNC Conture Denge		MAX1684		180		350	
Sinc Capture Range		MAX1685		360		700	КПИ
Maximum Duty Cycle				100			%
Constant-Frequency Minimum		(Nioto 2)	MAX1684		10		0/
Duty Cycle		(Note 3)	MAX1685		20		70
Reference Output Voltage	V _{REF}	$I_{\text{REF}} = 0$		1.238	1.251	1.264	V
Reference Load Regulation		-1μΑ < I _{REF} < 50μΑ			4	15	mV
Reference Supply Regulation		2.7V < VBOOT < 5.5V			0.2	5	mV
CVL Regulator Output Voltage		$V_{IN} = 3V$ to 14V, BOOT I _{CVL} = 0 to 5mA	= AGND,	2.7	3.0	3.15	V
CVL Dropout Voltage		BOOT = AGND, I _{CVL} = 5mA				120	mV
CVL Undervoltage Lockout Threshold		BOOT = AGND, CVL falling edge, typical hysteresis is 40mV		2.35	2.5	2.6	V
CVH with Respect to VIN		I _{CVH} = -1mA	I _{CVH} = -1mA		-4.6	-4.1	V
BOOT Switchover Threshold		BOOT falling edge, typical hysteresis is 0.1V		2.35	2.5	2.65	V
Thermal Shutdown Threshold		Typical hysteresis is +10°C (Note 4)			160		°C
ILIM/SS Source Current		VILIM/SS = 1.4V		3.3	4	4.65	μA
Logic Input High Voltage	VIH		A/N 4	2			V
Logic Input Low Voltage	VIL	אטחי, אוטחי, אוטחי, אוטחי, אוטרי,				0.7	V
Logic Input Current		SHDN, STBY, SYNC/PWM		-1		1	μA
SYNC/PWM Pulse Width		High or low period		500			ns

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = V_{\overline{SHDN}} = 6V, \overline{STBY} = SYNC/PWM = CVL, V_{BOOT} = V_{OUT}, FB = AGND, circuit of Figure 1, T_A = -40°C to +85°C, unless otherwise noted.) (Note 5)$

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	
Input Voltage Range			2.7	14	V	
Output Feedback Voltage	V _{FB}	$V_{FB} = V_{OUT}$, $I_{LOAD} = 0$ to 1A	1.233	1.269	V	
Output Voltage (3.3V Mode)	Vout	$FB = AGND$, $I_{LOAD} = 0$ to 1A	3.280	3.382	V	
Output Current Capability		$V_{IN} = 6V$ to 14V	1		А	
Output Adjust Range		BOOT = AGND (Note 1)	VREF	V _{IN}	V	
FB Input Current	IFB	VFB = 1.4V	-50	50	nA	
Current Limit in PWM Mode	ILIM		1.2	2.3	А	
Current Limit in Low-Power Mode	ILIMLP	STBY = low	285	475	mA	
Quicecent Rower Consumption		Normal mode, SYNC/PWM = low, V _{BOOT} = 3.3V (Note 2)		2	m\//	
Quiescent Power Consumption		Low-power mode, <u>STBY</u> = low, V _{BOOT} = 3.3V (Note 2)		0.27	IIIVV	
Shutdown Supply Current		SHDN = low		6	μΑ	
Oppillator Fraguepov	face	MAX1684	240	350	<u>к</u> Ц-	
Oscillator requercy	1050	MAX1685	480	700	KI IZ	
Reference Output Voltage		$I_{\text{REF}} = 0$	1.232	1.268	V	
CVL Regulator Output Voltage		$V_{IN} = 3V$ to 14V, BOOT = AGND, $I_{CVL} = 0$ to 5mA	2.7	3.15	V	
CVL Undervoltage Lockout Threshold		BOOT = AGND, CVL falling edge, typical hysteresis is 40mV	2.4	2.6	V	
CVH with Respect to VIN		I _{CVH} = -1mA	-5.0	-4.1	V	
BOOT Switchover Threshold		BOOT falling edge, typical hysteresis is 0.1V	2.35	2.65	V	
ILIM/SS Source Current		VILIM/SS = 1.4V	3.1	4.7	μA	
Logic Input High Voltage	VIH		2		V	
Logic Input Low Voltage	VIL			0.7	v	

Note 1: The output adjust range with BOOT connected to V_{OUT} is V_{REF} to 5.5V. Connect BOOT to AGND for $V_{OUT} > 5.5V$.

Note 2: The quiescent power-consumption specifications include chip supply and gate-drive loss only. Divide these values by V_{IN} (6V) to obtain quiescent currents. In normal and low-power modes, chip supply current dominates and quiescent power is proportional to V_{BOOT} (BOOT connected to OUT). In PWM mode, gate-drive loss dominates and quiescent power is proportional to V_{IN} × (V_{IN} - V_{CVH}). In addition, IR losses in power switches and external components typically increase PWM quiescent power consumption by 5mW to 10mW. Note that if the device is not bootstrapped, additional power is dissipated in the CVL linear regulator.

Note 3: When the duty factor (V_{OUT} / V_{IN}) is less than this value, the switching frequency decreases in PWM mode to maintain regulation.

Note 4: Thermal shutdown is disabled in low-power mode ($\overline{\text{STBY}}$ = low) to reduce power consumption.

Note 5: Specifications to -40°C are guaranteed by design, not production tested.



MAX1684/MAX1685



Typical Operating Characteristics (continued)

(Circuit of Figure 1, $T_A = +25^{\circ}C$, unless otherwise noted.)





_Pin Description

PIN	NAME	FUNCTION
1	CVH	High-Side MOSFET Gate Bias. Bias voltage for P-channel switch. Bypass to IN with a 0.1µF capacitor.
2	AIN	Analog Supply Voltage Input. Connect to IN with a 0.2in metal trace. Bypass to PGND with a 0.1 μ F capacitor.
3	IN	Supply Voltage Input
4	CVL	Logic Supply Voltage Output and IC Logic Supply. Sources 5mA for external loads. Bypass to AGND with 1µF capacitor.
5	AGND	Analog Ground
6	REF	Reference Output. 1.25V reference output supplies $10\mu A$ for external loads. Bypass to AGND with $0.1\mu F$ capacitor.
7	FB	Dual-Mode Feedback Input. Connect FB to V_{OUT} for 1.25V output. Connect to an external resistor divider to adjust the output voltage. Connect to AGND to set output voltage to 3.3V.
8	CC	Integrator Capacitor Connection. Connect a 0.01µF capacitor to AGND.
9	SYNC/PWM	SYNC/PWM Input: For synchronized-PWM operation, drive with TTL level, 50% square wave. Connect to CVL for PWM mode. Connect to AGND for normal mode.
10	ILIM/SS	Current-Limit Adjust/Soft-Start Input. See the Current Limit and Soft-Start section.
11	STBY	Standby Control Input. Connect to CVL for normal operation. Connect to AGND for low-power mode (Table 1). This pin overrides SYNC/PWM setting.
12	BOOT	Bootstrap Input. Connection for the bootstrap switch and internal feedback path. Connect BOOT to V_{OUT} for $V_{OUT} < 5.5V$. Connect BOOT to AGND for $V_{OUT} > 5.5V$.
13, 14	LX	Inductor Connection. Drain for internal P-channel MOSFETs. Connect inductor from LX to OUT.
15	SHDN	Active-Low Shutdown Input. Connect to ground for shutdown. SHDN can withstand the input voltage.
16	PGND	Power Ground





Figure 1. Standard Application Circuit

Detailed Description

The MAX1684/MAX1685 step-down, PWM DC-DC converters provide an adjustable output from 1.25V to the input voltage. They accept inputs from 2.7V to 14V and deliver up to 1.6A. An internal MOSFET and synchronous rectifier reduce PC board area while maintaining high efficiency. Operation with up to 100% duty cycle minimizes dropout voltage. Fixed-frequency PWM operation reduces interference in sensitive communications and data-acquisition applications. A SYNC input allows

 Table 1. Operating Modes

synchronization to an external clock. The MAX1684/MAX1685 can operate in five modes. Setting the devices to operate in the appropriate mode for the intended application (Table 1) achieves highest efficiency.

PWM Control

/N/IXI/N

The MAX1684/MAX1685 use an oscillator-triggered minimum/maximum on-time current-mode control scheme (Figure 2). The minimum on-time is typically 220ns unless the regulator is in dropout. The maximum on-time is 2 / fosc, allowing operation to 100% duty cycle. Current-mode feedback provides cycle-by-cycle current limiting for superior load- and line-transient response.

At each falling edge of the internal oscillator, the internal P-channel MOSFET (main switch) turns on. This allows current to ramp up through the inductor to the load and stores energy in a magnetic field. The switch remains on until either the current-limit comparator trips, the maximum on-time expires, or the PWM comparator signals that the output is in regulation. When the switch turns off during the second half of each cycle, the inductor's magnetic field collapses, releasing the stored energy and forcing current through the output diode to the output filter capacitor and load. The output filter capacitor stores charge when the inductor current is high and releases it when the inductor current is low, smoothing the voltage across the load.

During normal operation, the MAX1684/MAX1685 regulate the output voltage by switching at a constant frequency and modulating the power transferred to the load on each cycle using the PWM comparator. A multiinput comparator sums three weighted differential signals (the output voltage with respect to the reference, the main switch current sense, and the slope-compensation ramp) and changes states when a threshold is reached. It modulates output power by adjusting the

MODE	SYNC/PWM	STBY	SHDN	FUNCTION	TYPICAL OUTPUT CAPABILITY (A)
PWM	Н	Н	Н	Fixed-frequency PWM	1.6
Sync PWM	Clocked	Н	Н	Fixed-input clock-frequency PWM	1.6
Normal	L	Н	Н	PFM at light loads (<150mA); fixed- frequency PWM at heavy loads (>150mA)	1.6
Low Power	Х	L	Н	Low-power or standby mode	160m
Shutdown	Х	Х	L	Circuit disabled	0

8



Figure 2. Functional Diagram

inductor peak current during the first half of each cycle, based on the output error voltage. The MAX1684/ MAX1685s' loop gain is relatively low to enable the use of a small, low-value output filter capacitor. The 1.4% transient load regulation from 0 to 1A is compensated by an integrator circuit that lowers DC load regulation to 0.01% typical. Slope compensation accounts for the inductor-current waveform's down slope during the second half of each cycle, and eliminates the inductorcurrent staircasing characteristic of current-mode controllers at high duty cycles.

PFM Control

In low-power mode, the MAX1684/MAX1685 switch only as needed to service the load. This reduces the switching frequency and associated losses in the P-channel switch, the synchronous rectifier, and the external inductor. During this PFM operation, a switching cycle initiates when the PFM comparator senses that the output voltage has dropped too low. The P-channel MOSFET switch turns on and conducts current to the output-filter capacitor and load. The MAX1684/MAX1685 then wait until the PFM comparator senses a low-output voltage again.

In normal mode at light load (<150mA), the device also operates in PFM. The PFM current comparator controls both entry into PWM mode and the peak switch current during PFM operation. Consequently, some jitter is normal during transition from PFM to PWM with loads around 150mA, and it has no adverse impact on regulation.

100% Duty-Cycle Operation

As the input voltage drops, the duty cycle increases until the P-channel MOSFET turns on continuously, achieving 100% duty cycle. Dropout voltage in 100% duty cycle is the output current multiplied by the onresistance of the internal switch and inductor, approximately 0.35V (I_{OUT} = 1A).

Very Low Duty-Cycle Operation

Because of the P-channel minimum on-time and deadtime (duration when both switches are off), the MAX1684/MAX1685s' switching frequency must decrease in PWM or normal mode to maintain regulation at a very low duty cycle. The total P-channel ontime and dead-time is 290ns typical. As a result, the MAX1684/MAX1685 maintain fixed-frequency regulation at no load for V_{IN} up to 10V_{OUT} and 5V_{OUT}, respectively (see PWM Fixed-Frequency Operation Area graph in the *Typical Operating Characteristics*). For higher $V_{\mbox{\scriptsize IN}}$ at no load, the frequency decreases based on the following equation:

$f = V_{OUT} / (V_{IN} \times 290 ns)$

At medium- to full-load current (>100mA), V_{IN} can increase slightly higher before the frequency decreases.

Synchronous Rectification

Although the primary rectifier is an external Schottky diode, a small internal N-channel synchronous rectifier allows PWM operation at light loads. During the second half of each cycle, when the inductor current ramps below the zero-crossing threshold or when the oscillator period ends, the synchronous rectifier turns off. This keeps excess current from flowing backward through the inductor. Choose an appropriate inductor to limit the PWM ripple current through the N-channel FET to 400mAp-p.

Current Limit and Soft-Start

The voltage at ILIM/SS sets the PWM current limit (I_{LIM} = 1.75A) and the low-power current limit (I_{LIMLP} = 380mA). The PWM current limit applies when the device is in PWM mode, in synchronized PWM mode, or delivering a heavy load in normal mode (Table 1). The I_{LIMLP} limit applies when the device is in low-power mode. An internal 4µA current source pulls ILIM/SS up to CVL. To use the maximum current-limit thresholds, leave ILIM/SS unconnected or connect it to a soft-start capacitor. Connect an external resistor from ILIM/SS to AGND to adjust the current-limit thresholds.

The PWM current-limit threshold is (ILIM \times RILIM/SS \times 4µA) / VREF and is adjustable from 0.5A to 1.75A.

The low-power current-limit threshold is equal to (ILIMLP × RILIM/SS × 4 μ A) / VREF and is adjustable from 110mA to 380mA.

For example, when R_{ILIM/SS} is 156k Ω , the PWM current limit threshold is 0.88A and the low-power current limit threshold is 0.19A.

Connect a low-value capacitor from ILIM/SS to AGND to achieve soft-start, limiting inrush current. ILIM/SS internally shorts to AGND in shutdown to discharge the soft-start capacitor. Do not connect ILIM/SS to REF or CVL. Determine the soft-start duration by:

$t_{SOFT-START} = C_{ILIM/SS}(1.25V / 4\mu A)$

where tsoft-start is the time from SHDN going high to the regulator being able to supply full load current. For example, a 0.1μ F capacitor yields 31ms of soft-start.

/N/IXI/N

10

The output current capability for each mode is determined by the following equations:

 $I_{OUTMAX} = I_{LIM} - 0.5 \times I_{RIPPLE}$ (for PWM and normal modes)

 $I_{OUTMAX} = 0.5 \times I_{LIMLP}$ (for low-power mode)

where:

 $\label{eq:IRIPPLE} \begin{array}{l} \mathsf{IRIPPLE} = \mathsf{ripple} \ \mathsf{current} = (\mathsf{VIN} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{V}_{\mathsf{OUT}} \ / \ (\mathsf{VIN} \times \mathsf{f}_{\mathsf{OSC}} \times \mathsf{L}) \end{array}$

I_{LIM} = current limit in PWM mode

ILIMLP = current limit in low-power mode

Internal Low-Voltage Regulators and Bootstrap (BOOT)

The MAX1684/MAX1685 have two internal regulators (VH and VL) that generate low-voltage supplies for internal circuitry (see the *Functional Diagram*). The VH regulator generates -4.6V with respect to IN to supply the P-channel switch and driver. Bypass CVH to IN with a 0.1 μ F capacitor. The VL regulator generates a 3V output at CVL to supply internal low-voltage blocks, as well as the N-channel switch and driver. Bypass CVL to AGND with a 1 μ F capacitor.

To reduce the quiescent current in low-power and normal modes, connect BOOT to OUT. After startup, when VBOOT exceeds 2.6V, the internal bootstrap switch connects CVL to BOOT. This bootstrap mechanism causes the internal circuitry to be supplied from the output and thereby reduces the input quiescent current by a factor of VOUT / VIN. Do not connect BOOT to OUT if the output voltage exceeds 5.5V. Instead, connect BOOT to AGND to keep CVL regulated at 3V.

CVL has a 5mA capability to supply external logic circuitry and is disabled in shutdown mode.

Applications Information

Output Voltage Selection

Connect FB to AGND to select the internal 3.3V output mode. Connect BOOT to OUT in this configuration.

To select an output voltage between 1.25V and VIN, connect FB to a resistor voltage-divider between the output and AGND (Figure 3). Select R2 in the $20k\Omega$ to $100k\Omega$ range. Calculate R1 as follows:

$$R1 = R2 [(V_{OUT} / V_{FB}) - 1]$$

where $V_{FB} = 1.25V$.



Figure 3. Setting Output Voltage

Connect a small capacitor across R1 to compensate for stray capacitance at the FB pin:

$$C1 = \frac{5 (10^{-7})}{R_2}$$

where: $R2 = 100k\Omega$, use 4.7pF.

Inductor Selection

The MAX1684/MAX1685s' high switching frequency allows the use of small surface-mount inductors. Table 2 shows a selection of suitable inductors for different output voltage ranges. Calculate the minimum inductor by:

 $L = 0.9(VOUT - 0.3V) / (IRIPPLE MAX \times fOSC)$

where:

IRIPPLE MAX = should be less than or equal to 400mA $f_{OSC} = 300$ kHz (MAX1684) or 600kHz (MAX1685)

Capacitor Selection

Select input and output filter capacitors to service inductor currents while minimizing voltage ripple. The input filter capacitor reduces peak currents and noise at the voltage source. The MAX1684/MAX1685s' loop gain is relatively low to enable the use of small, lowvalue output filter capacitors. Higher capacitor values provide improved output ripple and transient response.

Low-ESR capacitors are recommended. Capacitor ESR is a major contributor to output ripple (usually more than 60%). Avoid ordinary aluminum electrolytic capacitors, as they typically have high ESR. Low-ESR aluminum electrolytic capacitors are acceptable and relatively inexpensive. Low-ESR tantalum capacitors are better and provide a compact solution for spaceconstrained surface-mount designs. Do not exceed the ripple-current ratings of tantalum capacitors. Ceramic capacitors offer the lowest ESR overall. Sanyo OS-CON



capacitors have the lowest ESR of the high-value electrolytic types. Use ceramic and OS-CON capacitors for very compact, high-reliability, or wide-temperature applications, where expense is justified. When using very low ESR capacitors, such as ceramic or OS-CON, check for stability while examining load-transient response, and increase the output compensation capacitor if needed. Table 3 lists suppliers for the various components used with the MAX1684/MAX1685.

Ensure that the minimum capacitance value and maximum ESR values are met:

COUT > IOUT MAX / (VOUT × AC Load Reg × fosc) RESR < 2 × AC Load Reg × VOUT/IOUT MAX where IOUT MAX = 1A, AC Load Reg \cong 1.4%, and fosc = 300kHz (MAX1684) or 600kHz (MAX1685).

Output Diode Selection

Use a 1A external Schottky diode (MBRS130LT3 or equivalent) for the output rectifier to pass inductor current during the start of the second half of each cycle. This diode operates before the internal N-channel MOSFET completely turns on and during high-current operation. Use a Schottky diode to avoid forward biasing the internal body diode of the N-channel MOSFET.

Table 2. Inductor and Minimum Output Capacitor Selection

Vaum	MAX1684	(300kHz)	MAX1685 (600kHz)		
(V)	L (µH)	MIN C _{OUT} (μF)	L (μΗ)	MIN C _{OUT} (μF)	
1.25 to 2.7	22	220	10	100	
2.7 to 4	22	100	10	47	
4 to 6	47	68	22	33	
6 to 14	68	47	33	22	

Table 3. Component Suppliers

SUPPLIER	PHONE	FAX
CAPACITORS		-
AVX	803-946-0690	803-626-3123
Matsuo	714-969-2591	714-960-6492
Sanyo	619-661-6835	619-661-1055
Sprague	603-224-1961	603-224-1430
INDUCTORS		
Coilcraft	847-639-6400	847-639-1469
Murata-Erie	814-237-1431	814-238-0490
Sumida	847-956-0666	847-956-0702
TDK	847-390-4373	847-390-4428
DIODES		
Motorola	602-303-5454	602-994-6430



Figure 4. Inverting Output



Inverting Output

Interchanging the ground and V_{OUT} connections yields a negative voltage supply (Figure 4). The component selections are the same as for a positive voltage converter. The absolute maximum ratings limit the output voltage range to -1.25V to -5.5V and the maximum input voltage range to $14V - |V_{OUT}|$.

PC Board Layout

High switching frequencies and large peak currents make PC board layout a very important part of design. Poor design can result in excessive EMI on the feedback paths and voltage gradients in the ground plane, both of which result in instability or regulation errors. Power components such as the MAX1684/MAX1685 inductor, input filter capacitor, and output filter capacitor should be placed as close together as possible, and their traces kept short, direct, and wide, Connect their ground nodes in a star-ground configuration. Keep the extra copper on the board and integrate into ground as a pseudo-ground plane.

When using external feedback, the feedback network should be close to FB, within 0.2 inch (5mm), and the output voltage feedback should be tapped as close to the output capacitor as possible. Keep noisy traces, such as those from LX, away from the voltage feedback network. Separate the noisy traces by grounded copper. Place the small bypass capacitors within 0.2 inch (5mm) of their respective inputs. The MAX1684 evaluation kit manual illustrates an example PC board layout, routing, and pseudo-ground plane.

Connect AIN to IN with a short (0.2 inch) metal trace or a 1Ω resistor and bypass AIN to PGND with a 0.1µF capacitor. This acts as a lowpass filter to reduce noise at AIN.

_ Pin Configuration



_Chip Information

MAX1684/MAX1685

TRANSISTOR COUNT: 2061

M/IXI/M

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

14

_____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2001 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products.