#### **Absolute Maximum Ratings**

#### (Voltages referenced to GND.)

V <sub>CC</sub>	+7V
RĚ, DE, DE, DI, TXD	0.3V to (V <sub>CC</sub> + 0.3V)
A, B (Note 1) (MAX13442E/MAX13444E	)±80V
A, B (Note 1) (MAX13443E)	±60V
R0	0.3V to (V <sub>CC</sub> + 0.3V)
Short-Circuit Duration (RO, A, B)	Continuous

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
SO (derate 7.6mW/°C above +70°C)	606mW
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Note 1: During normal operation, a termination resistor must be connected between A and B in order to guarantee overvoltage protection up to the absolute maximum rating of this device. When not in operation, these devices can withstand fault voltages up to the maximum rating without a termination resistor and will not be damaged.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Package Thermal Characteristics (Note 2)

SO

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ) .......132°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

#### **DC Electrical Characteristics**

(V<sub>CC</sub> = +4.75V to +5.25V,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $V_{CC} = +5V$  and  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
DRIVER							
Differential Driver Output		Figure 1, $R_L = 100\Omega$	2	2 V <sub>CC</sub>		V	
Differential Driver Output	V <sub>OD</sub>	Figure 1, $R_L = 54\Omega$	1.5		V <sub>CC</sub>		
Change in Magnitude of Differential Output Voltage	ΔV <sub>OD</sub>	Figure 1, $R_L$ = 100 $\Omega$ or 54 $\Omega$ (Note 3)			0.2	V	
Driver Common-Mode Output Voltage	V <sub>OC</sub>	Figure 1, R <sub>L</sub> = $100\Omega$ or $54\Omega$		V <sub>CC</sub> /2	3	V	
Change in Magnitude of Common-Mode Voltage	DV <sub>OC</sub>	Figure 1, R <sub>L</sub> = 100Ω or 54Ω (Note 3) (MAX13442E/MAX13443E)			0.2	V	
DRIVER LOGIC							
Driver-Input High Voltage	V <sub>DIH</sub>		2			V	
Driver-Input Low Voltage	V <sub>DIL</sub>				0.8	V	
Driver-Input Current	I <sub>DIN</sub>				±2	μA	
Driver Short-Circuit Output		$0V \le V_{OUT} \le +12V$			+350	mA	
Current (Note 4)		$-7V \le V_{OUT} \le V_{CC}$	-350				
Driver Short-Circuit Foldback	1	$(V_{CC} - 1V) \le V_{OUT} \le +12V$ (Note 4)	+25				
Output Current	IOSDF	$-7V \le V_{OUT} \le +1V$ (Note 4)			-25	- mA	
Driver-Limit Short-Circuit		$V_{OUT} \ge +20V, R_L = 100\Omega$	+6		~^^		
Foldback Output Current	IOSDL	$V_{OUT} \le -15V, R_L = 100\Omega$			-6	- mA	

# ±15kV ESD-Protected, ±80V Fault-Protected, Fail-Safe RS-485/J1708 Transceivers

### **DC Electrical Characteristics (continued)**

(V<sub>CC</sub> = +4.75V to +5.25V,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $V_{CC} = +5V$  and  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
RECEIVER	1						
		A, B	V <sub>CC</sub> = GND, V <sub>A, B</sub> = 12V			250	
Input Current	I <sub>A,B</sub>	receive	V <sub>A, B</sub> = -7V			-150	μA
		mode	V <sub>A, B</sub> = ±80V			<b>±</b> 6	mA
Receiver-Differential Threshold Voltage	V <sub>TH</sub>	-7V ≤ V <sub>CM</sub> ≤	≤ +12V	-200		-50	mV
Receiver-Input Hysteresis	$\Delta V_{TH}$				25		mV
RECEIVER LOGIC							
Output-High Voltage	V <sub>OH</sub>	Figure 2, I <sub>O</sub>	<sub>H</sub> = -1.6mA	V <sub>CC</sub> - 0.6	;		V
Output-Low Voltage	V <sub>OL</sub>	Figure 2, I <sub>O</sub>	<sub>L</sub> = 1mA			0.4	V
Three-State Output Current at Receiver	I <sub>OZR</sub>	0V ≤ V <sub>A, B</sub> ≤	≤V <sub>CC</sub>			<b>±</b> 1	μA
Receiver Input Resistance	R <sub>IN</sub>	-7V ≤ V <sub>CM</sub> ≤	≤ +12V	48			kΩ
Receiver Output Short-Circuit Current	IOSR	$0V \le V_{RO} \le V_{CC}$				<b>±</b> 95	mA
CONTROL		1					
Control-Input High Voltage	V <sub>CIH</sub>	DE, DE, RE		2			V
Input-Current Latch During First Rising Edge	I <sub>IN</sub>	DE, RE			90		μA
SUPPLY CURRENT							
Normal Operation	Icc	No load, DI = V <sub>CC</sub> or GND	$DE = V_{CC}, \overline{RE} = GND$ (MAX13442E) ( $\overline{DE} = \overline{RE} = GND$ ) (MAX13444E)			30	mA
			$(DE = V_{CC}, \overline{RE} = GND)$ (MAX13443E)			10	
		DE = GND, $\overline{RE}$ = V <sub>CC</sub> (MAX13442E/MAX13443E)				20	
Supply Current in Shutdown	I <sub>SHDN</sub>	DE = GND, $\overline{RE}$ = V <sub>CC</sub> , T <sub>A</sub> = +25°C (MAX13442E/MAX13443E)				10	μΑ
Mode		$\overline{\text{DE}} = \overline{\text{RE}} = 1$	√ <sub>CC</sub> (MAX13444E)			100	
		$\overline{\text{DE}} = \overline{\text{RE}} = \text{V}_{\text{CC}}, \text{T}_{\text{A}} = +25^{\circ}\text{C} \text{ (MAX13444E)}$				10	
Supply Current with Output Shorted to ±60V	ISHRT	DE = GND, $\overline{RE}$ = GND, no load output in three-state (MAX13443E)				<b>±</b> 15	mA

## ±15kV ESD-Protected, ±80V Fault-Protected, Fail-Safe RS-485/J1708 Transceivers

### **Protection Specifications**

 $(V_{CC} = +4.75V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Overvoltage Protection		A, B; $R_{SOURCE} = 0\Omega$ , $R_I = 54\Omega$		MAX13442E/ MAX13444E	<b>±</b> 80			V
				MAX13443E	<b>±</b> 60			
ESD Protection		A, B	Human Bo	ody Model		<b>±</b> 15		kV

#### Switching Characteristics (MAX13442E/MAX13444E)

 $(V_{CC} = +4.75V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	t <sub>PLHA</sub> ,	Figure 3, $R_L$ = 54 $\Omega$ , $C_L$ = 50pF (MAX13442E)			2000	
Driver Propagation Delay	t <sub>PLHB</sub>	R <sub>DIFF</sub> = 60Ω, C <sub>DIFF</sub> = 100pF (MAX13444E)	7 20			ns
Driver Differential Propagation Delay	t <sub>DPLH</sub> , t <sub>DPHL</sub>	$R_L$ = 54 $\Omega$ , $C_L$ = 50pF, Figure 4			2000	ns
Driver Differential Output Transition Time	t <sub>LH</sub> ,t <sub>HL</sub>	$R_L = 54\Omega$ , $C_L = 50pF$ , Figure 4	200		2000	ns
Driver Output Skew	<sup>t</sup> SKEWAB <sup>,</sup> <sup>t</sup> SKEWBA				350	ns
Differential Driver Output Skew	<sup>t</sup> DSKEW	$R_L = 54\Omega, C_L = 50pF,$ tDSKEW =  tDPLH - tDPHL			200	ns
Maximum Data Rate	f <sub>MAX</sub>		250			kbps
Driver Enable Time to Output High	t <sub>PDZH</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , Figure 5			2000	ns
Driver Disable Time from Output High	t <sub>PDHZ</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , Figure 5			2000	ns
Driver Enable Time from Shutdown to Output High	t <sub>PDHS</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , Figure 5			4.2	μs
Driver Enable Time to Output Low	t <sub>PDZL</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , Figure 6			2000	ns
Driver Disable Time from Output Low	t <sub>PDLZ</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , Figure 6			2000	ns
Driver Enable Time from Shutdown to Output Low	t <sub>PDLS</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , Figure 6			4.2	μs
Driver Time to Shutdown	t <sub>SHDN</sub>	$R_{L} = 500\Omega, C_{L} = 50pF$			800	ns
Receiver Propagation Delay	t <sub>RPLH</sub> , t <sub>RPHL</sub>	$C_L$ = 20pF, $V_{ID}$ = 2V, $V_{CM}$ = 0V, Figure 7			2000	ns
Receiver Output Skew	t <sub>RSKEW</sub>	C <sub>L</sub> = 20pF, t <sub>RSKEW</sub> =  t <sub>RPLH</sub> - t <sub>RPHL</sub>			200	ns
Receiver Enable Time to Output High	t <sub>RPZH</sub>	$R_L = 1k\Omega$ , $C_L = 20pF$ , Figure 8			2000	ns
Receiver Disable Time from Output High	t <sub>RPHZ</sub>	$R_L = 1k\Omega$ , $C_L = 20pF$ , Figure 8			2000	ns
Receiver Wake Time from Shutdown	t <sub>RPWAKE</sub>	$R_L = 1k\Omega$ , $C_L = 20pF$ , Figure 8			4.2	μs
Receiver Enable Time to Output Low	t <sub>RPZL</sub>	$R_L = 1k\Omega$ , $C_L = 20pF$ , Figure 8			2000	ns
Receiver Disable Time from Output Low	t <sub>RPLZ</sub>	$R_L = 1k\Omega$ , $C_L = 20pF$ , Figure 8			2000	ns
Receiver Time to Shutdown	t <sub>SHDN</sub>	$R_{L} = 500\Omega, C_{L} = 50pF$			800	ns

# ±15kV ESD-Protected, ±80V Fault-Protected, Fail-Safe RS-485/J1708 Transceivers

### **Switching Characteristics (MAX13443E)**

 $(V_{CC} = +4.75V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Propagation Delay	t <sub>PLHA</sub> , t <sub>PLHB</sub>	$R_L = 27\Omega$ , $C_L = 50pF$ , Figure 3			60	ns
Driver Differential Propagation Delay	t <sub>DPLH</sub> , t <sub>DPHL</sub>	$R_L = 54\Omega$ , $C_L = 50pF$ , Figure 4			60	ns
Driver Differential Output Transition Time	t <sub>LH</sub> ,t <sub>HL</sub>	$R_L = 54\Omega$ , CL = 50pF, Figure 4			25	ns
Driver Output Skew	<sup>t</sup> SKEWAB, <sup>t</sup> SKEWBA	$R_L = 54\Omega, C_L = 50$ pF, tskewab =  tplha - tphlb , tskewba =  tplhb - tphla			10	ns
Differential Driver Output Skew	<sup>t</sup> DSKEW	$R_L = 54\Omega, C_L = 50pF,$ toskew = ltoplh - tophl			10	ns
Maximum Data Rate	f <sub>MAX</sub>		10			Mbps
Driver Enable Time to Output High	t <sub>PDZH</sub>	R <sub>L</sub> = 500Ω, C <sub>L</sub> = 50pF, Figure 5			1200	ns
Driver Disable Time from Output High	t <sub>PDHZ</sub>	R <sub>L</sub> = 500Ω, C <sub>L</sub> = 50pF, Figure 5			1200	ns
Driver Enable Time from Shutdown to Output High	t <sub>PDHS</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , Figure 5			4.2	μs
Driver Enable Time to Output Low	t <sub>PDZL</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , Figure 6			1200	ns
Driver Disable Time from Output Low	t <sub>PDLZ</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , Figure 6			1200	ns
Driver Enable Time from Shutdown to Output Low	tPDLS	$R_L = 500\Omega$ , $C_L = 50pF$ , Figure 6			4.2	Fs
Driver Time to Shutdown	t <sub>SHDN</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , Figure 6			800	ns
Receiver Propagation Delay	t <sub>RPLH</sub> , t <sub>RPHL</sub>	$C_L$ = 20pF, $V_{ID}$ = 2V, $V_{CM}$ = 0V, Figure 7			85	ns
Receiver Output Skew	t <sub>RSKEW</sub>	C <sub>L</sub> = 20pF, t <sub>RSKEW</sub> =  t <sub>RPLH</sub> - t <sub>RPHL</sub>			15	ns
Receiver Enable Time to Output High	t <sub>RPZH</sub>	$R_L = 1k\Omega$ , $C_L = 20pF$ , Figure 8			400	ns
Receiver Disable Time from Output High	t <sub>RPHZ</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 20pF, Figure 8			400	ns
Receiver Wake Time from Shutdown	t <sub>RPWAKE</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 20pF, Figure 8			4.2	μs
Receiver Enable Wake Time from Shutdown	t <sub>RPSH</sub>	$R_L = 1k\Omega$ , $C_L = 20pF$ , Figure 8			400	ns
Receiver Disable Time from Output Low	t <sub>RPLZ</sub>	$R_L = 1k\Omega$ , $C_L = 20pF$ , Figure 8			400	ns
Receiver Time to Shutdown	tSHDN	R <sub>L</sub> = 500Ω, C <sub>L</sub> = 50pF			800	ns


Note 3:  $\Delta V_{OD}$  and  $\Delta V_{OC}$  are the changes in  $V_{OD}$  and  $V_{OC}$ , respectively, when the DI input changes state.

Note 4: The short-circuit output current applies to peak current just before foldback current limiting. The short-circuit foldback output current applies during current limiting to allow a recovery from bus contention.

# ±15kV ESD-Protected, ±80V Fault-Protected, Fail-Safe RS-485/J1708 Transceivers

### **Typical Operating Characteristics**


(V<sub>CC</sub> = +5V,  $T_A$  = +25°C, unless otherwise noted.)



## ±15kV ESD-Protected, ±80V Fault-Protected, Fail-Safe RS-485/J1708 Transceivers

#### **Typical Operating Characteristics (continued)**

(V<sub>CC</sub> = +5V,  $T_A$  = +25°C, unless otherwise noted.)



## ±15kV ESD-Protected, ±80V Fault-Protected, Fail-Safe RS-485/J1708 Transceivers

### **Test Circuits and Waveforms**




Figure 1. Driver V<sub>OD</sub> and V<sub>OC</sub>




Figure 2. Receiver  $V_{OH}$  and  $V_{OL}$ 




Figure 3. Driver Propagation Times




Figure 4. Driver Differential Output Delay and Transition Times

### **Test Circuits and Waveforms (continued)**




Figure 5. Driver Enable and Disable Times




Figure 6. Driver Enable and Disable Times




Figure 7. Receiver Propagation Delay

## ±15kV ESD-Protected, ±80V Fault-Protected, Fail-Safe RS-485/J1708 Transceivers




Figure 8. Receiver Enable and Disable Times

**Note 5:** The input pulse is supplied by a generator with the following characteristics: f = 5MHz, 50% duty cycle;  $t_r \le 6ns$ ;  $Z_0 = 50\Omega$ . **Note 6:** C<sub>L</sub> includes probe and stray capacitance.

# ±15kV ESD-Protected, ±80V Fault-Protected, Fail-Safe RS-485/J1708 Transceivers

## **Pin Description**

PIN					
MAX13442E MAX13443E	MAX13444E	NAME	FUNCTION		
1	1	RO RO Receiver Output. If the receiver is enabled and $(V_A - V_B)$ RO = high; if $(V_A - V_B) \le -200$ mV, RO = low.			
2	2	RE	Receiver Output Enable. Pull RE low to enable RO.		
3	_	DE	Driver Output Enable. Force DE high to enable driver. Pull DE low to three-state the driver output. Drive $\overline{\text{RE}}$ high and pull DE low to enter low-power shutdown mode.		
4	_	DI	Driver Input. A logic-low on DI forces the noninverting output low and the inverting output high. A logic-high on DI forces the noninverting output high and the inverting output low.		
5	5	GND	Ground		
6	6	A	Noninverting Receiver Input/Driver Output		
7	7	В	Inverting Receiver Input/Driver Output		
8	8	V <sub>CC</sub>	Positive Supply, V <sub>CC</sub> = +4.75V to +5.25V. For normal operation, bypass V <sub>CC</sub> to GND with a 0.1 $\mu$ F ceramic capacitor. For full ESD protection, bypass V <sub>CC</sub> to GND with 1 $\mu$ F ceramic capacitor.		
_	3	DE	Driver Output Enable. Pull $\overline{\text{DE}}$ low to enable the outputs. Force $\overline{\text{DE}}$ high to three-state the outputs. Drive $\overline{\text{RE}}$ and $\overline{\text{DE}}$ high to enter low-power shutdown mode.		
_	4	TXD	J1708 Input. A logic-low on TXD forces outputs A and B to the dominant state. A logic-high on TXD forces outputs A and B to the recessive state.		

### **Function Tables**

#### Table 1. MAX13442E/MAX13443E (RS-485/RS-422)

TRANSMITTING							
	INPUTS		OUTPUTS				
RE	DE	DI	Α	В			
0	0	Х	High-Z	High-Z			
0	1	0	0	1			
0	1	1	1	0			
1	0	Х	Shutdown	Shutdown			
1	1	0	0	1			
1	1	1	1	0			

X = Don't care.

### Table 2. MAX13444E (J1708) Application

TRANSMITTING						
INPUTS		OUTF	PUTS	CONDITIONS		
TXD	DE	Α	В	—		
0	1	High-Z	High-Z	—		
1	1	High-Z	High-Z	_		
0	0	0	1	Dominant state		
1	0	High-Z	High-Z	Recessive state		

#### Table 3. MAX13442E/MAX13443E (RS-485/RS-422)

RECEIVING						
	INPUTS					
RE	DE	(V <sub>A</sub> - V <sub>B</sub> )	RO			
0	Х	≥-0.05V	1			
0	Х	≤-0.2V	0			
0	Х	Open/shorted	1			
1	1	Х	High-Z			
1	0	Х	Shutdown			

X = Don't care.

### Table 4. MAX13444E (RS-485/RS-422)

RECEIVING					
	INPUTS				
RE	DE	(V <sub>A</sub> - V <sub>B</sub> )	RO		
0	Х	≥-0.05V	1		
0	Х	≤-0.2V	0		
0	Х	Open/shorted	1		
1	0	Х	High-Z		
1	1	Х	Shutdown		

X = Don't care.

#### **Detailed Description**

The MAX13442E/MAX13443E/MAX13444E fault-protected transceivers for RS-485/RS-422 and J1708 communication contain one driver and one receiver. These devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted, or when they are connected to a terminated transmission line with all drivers disabled (see the True Fail-Safe section). All devices have a hot-swap input structure that prevents disturbances on the differential signal lines when a circuit board is plugged into a hot backplane (see the Hot-Swap Capability section). The MAX13442E/MAX13444E feature a reduced slew-rate driver that minimizes EMI and reduces reflections caused by improperly terminated cables, allowing error-free data transmission up to 250kbps (see the Reduced EMI and Reflections section). The MAX13443E driver is not slewrate limited, allowing transmit speeds up to 10Mbps.

#### Driver

The driver accepts a single-ended, logic-level input (DI) and transfers it to a differential, RS-485/RS-422 level output (A and B). Deasserting the driver enable places the driver outputs (A and B) into a high-impedance state.

#### Receiver

The receiver accepts a differential, RS-485/RS-422 level input (A and B), and transfers it to a single-ended logic-level output (RO). Deasserting the receiver enable places the receiver inputs (A and B) into a high-impedance state (see Table 1–Table 4).

#### Low-Power Shutdown

The MAX13442E/MAX13443E/MAX13444E offer a lowpower shutdown mode. Force DE low and  $\overline{RE}$  high to shut down the MAX13442E/MAX13443E. Force  $\overline{DE}$  and  $\overline{RE}$ high to shut down the MAX13444E. A time delay of 50ns prevents the device from accidentally entering shutdown due to logic skews when switching between transmit and receive modes. Holding DE low and  $\overline{RE}$  high for at least 800ns guarantees that the MAX13442E/MAX13443E enter shutdown. In shutdown, the devices consume a maximum 20µA supply current.

#### ±80V Fault Protection

The driver outputs/receiver inputs of RS-485 devices in industrial network applications often experience voltage faults resulting from shorts to the power grid that exceed the -7V to +12V range specified in the EIA/TIA-485 standard. In these applications, ordinary RS-485 devices (typical absolute maximum -8V to +12.5V) require costly external protection devices. To reduce system complexity and eliminate this need for external protection, the driver

outputs/receiver inputs of the MAX13442E/MAX13444E withstand voltage faults up to  $\pm 80V$  ( $\pm 60V$  for the MAX13443E) with respect to ground without damage. Protection is guaranteed regardless whether the device is active, shut down, or without power.

#### **True Fail-Safe**

The MAX13442E/MAX13443E/MAX13444E use a -50mV to -200mV differential input threshold to ensure true fail-safe receiver inputs. This threshold guarantees the receiver outputs a logic-high for shorted, open, or idle data lines. The -50mV to -200mV threshold complies with the ±200mV threshold EIA/TIA-485 standard.

#### ±15kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against ESD encountered during handling and assembly. The MAX13442E/ MAX13443E/MAX13444E receiver inputs/driver outputs (A, B) have extra protection against static electricity found in normal operation. Maxim's engineers have developed state-of-the-art structures to protect these pins against ±15kV ESD without damage. After an ESD event, the MAX13442E/MAX13443E/MAX13444E continue working without latchup.

ESD protection can be tested in several ways. The receiver inputs are characterized for protection to  $\pm 15$ kV using the Human Body Model.

#### **ESD Test Conditions**

ESD performance depends on a number of conditions. Contact Maxim for a reliability report that documents test setup, methodology, and results.

#### Human Body Model

<u>Figure 9a</u> shows the Human Body Model, and <u>Figure 9b</u> shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the device through a  $1.5k\Omega$  resistor.

#### **Driver Output Protection**

Two mechanisms prevent excessive output current and power dissipation caused by faults or bus contention. The first, a foldback current limit on the driver output stage, provides immediate protection against short circuits over the whole common-mode voltage range. The second, a thermal shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature exceeds +160°C. Normal operation resumes when the die temperature cools to +140°C, resulting in a pulsed output during continuous short-circuit conditions.

#### **Hot-Swap Capability**

#### **Hot-Swap Inputs**

Inserting circuit boards into a hot, or powered, backplane may cause voltage transients on DE, RE, and receiver inputs A and B that can lead to data errors. For example, upon initial circuit board insertion, the processor undergoes a power-up sequence. During this period, the highimpedance state of the output drivers makes them unable to drive the MAX13442E/MAX13443E/MAX13444E enable inputs to a defined logic level. Meanwhile, leakage currents of up to 10µA from the high-impedance output, or capacitively coupled noise from  $V_{CC}$  or GND, could cause an input to drift to an incorrect logic state. To prevent such a condition from occurring, the MAX13442E/MAX13443E/ MAX13444E feature hot-swap input circuitry on DE, and RE to guard against unwanted driver activation during hot-swap situations. The MAX13444E has hot-swap input circuitry only on  $\overline{RE}$ . When V<sub>CC</sub> rises, an internal pulldown (or pullup for RE) circuit holds DE low for at least 10µs, and until the current into DE exceeds 200µA. After the initial power-up sequence, the pulldown circuit becomes transparent, resetting the hot-swap tolerable input.

#### **Hot-Swap Input Circuitry**

At the driver-enable input (DE), there are two NMOS devices, M1 and M2 (Figure 10). When V<sub>CC</sub> ramps from zero, an internal 15µs timer turns on M2 and sets the SR latch, which also turns on M1. Transistors M2, a 2mA current sink, and M1, a 100µA current sink, pull DE to GND through a 5.6k $\Omega$  resistor. M2 pulls DE to the disabled state against an external parasitic capacitance up to 100pF that may drive DE high. After 15µs, the timer deactivates M2 while M1 remains on, holding DE low against three-state leakage currents that may drive DE high. M1 remains on until an external current source overcomes the required input current. At this time, the SR latch resets M1 and turns off. When M1 turns off, DE reverts to a standard, high-impedance CMOS input. Whenever V<sub>CC</sub> drops below 1V, the input is reset.

A complementary circuit for  $\overline{\text{RE}}$  uses two PMOS devices to pull  $\overline{\text{RE}}$  to V\_CC.




Figure 9a. Human Body ESD Test Model




Figure 9b. Human Body Model Current Waveform




Figure 10. Simplified Structure of the Driver Enable Pin (DE)

#### **Applications Information**

#### 128 Transceivers on the Bus

The MAX13442E/MAX13443E/MAX13444E transceivers 1/4-unit-load receiver input impedance ( $48k\Omega$ ) allows up to 128 transceivers connected in parallel on one communication line. Connect any combination of these devices, and/or other RS-485 devices, for a maximum of 32-unit loads to the line.

#### **Reduced EMI and Reflections**

The MAX13442E/MAX13444E are slew-rate limited, minimizing EMI and reducing reflections caused by improperly terminated cables. Figure 11 shows the driver output waveform and its Fourier analysis of a 125kHz signal transmitted by a MAX13443E. High-frequency harmonic components with large amplitudes are evident.

Figure 12 shows the same signal displayed for the MAX13442E transmitting under the same conditions. Figure 12's high-frequency harmonic components are much lower in amplitude, compared with Figure 11's, and the potential for EMI is significantly reduced.

In general, a transmitter's rise time relates directly to the length of an unterminated stub that can be driven with only minor waveform reflections. The following equation expresses this relationship conservatively:

#### length = $t_{RISE}/(10 \times 1.5 \text{ ns/ft})$

where t<sub>RISE</sub> is the transmitter's rise time.

For example, the MAX13442E's rise time is typically 800ns, which results in excellent waveforms with a stub length up to 53ft. A system can work well with longer unterminated stubs, even with severe reflections, if the waveform settles out before the UART samples them.

#### **RS-485** Applications

The MAX13442E/MAX13443E/MAX13444E transceivers provide bidirectional data communications on multipoint bus transmission lines. Figure 13 shows a typical network application circuit. The RS-485 standard covers line lengths up to 4000ft. To minimize reflections and reduce data errors, terminate the signal line at both ends in its characteristic impedance, and keep stub lengths off the main line as short as possible.




Figure 11. Driver Output Waveform and FFT Plot of the MAX13443E Transmitting a 125kHz Signal




Figure 12. Driver Output Waveform and FFT Plot of the MAX13442E Transmitting a 125kHz Signal

# ±15kV ESD-Protected, ±80V Fault-Protected, Fail-Safe RS-485/J1708 Transceivers

#### J1708 Applications

The MAX13444E is designed for J1708 applications. To configure the MAX13444E, connect  $\overline{\text{DE}}$  and  $\overline{\text{RE}}$  to GND. Connect the signal to be transmitted to TXD. Terminate the bus with the load circuit as shown in Figure 14. The drivers used by SAE J1708 are used in a dominant-mode application.  $\overline{\text{DE}}$  is active low; a high input on  $\overline{\text{DE}}$  places the outputs in high impedance. When the driver is disabled (TXD high or  $\overline{\text{DE}}$  high), the bus is pulled high by external bias resistors R1 and R2. Therefore, a logic-level high is encoded as recessive. When all transceivers are

idle in this configuration, all receivers output logic-high because of the pullup resistor on A and pulldown resistor on B. R1 and R2 provide the bias for the recessive state. C1 and C2 combine to form a lowpass filter, effective for reducing FM interference. R2, C1, R4, and C2 combine to form a 1.6MHz lowpass filter, effective for reducing AM interference. Because the bus is unterminated, at high frequencies, R3 and R4 perform a pseudotermination. This makes the implementation more flexible, as no specific termination nodes are required at the ends of the bus.




Figure 13. MAX13442E/MAX13443E Typical RS-485 Network

# ±15kV ESD-Protected, ±80V Fault-Protected, Fail-Safe RS-485/J1708 Transceivers




Figure 14. J1708 Application Circuit (See Tables 2 and 4)

#### **Chip Information**


PROCESS: BICMOS

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND	
TYPE	CODE	NO.	PATTERN NO.	
8 SO	S8+4	<u>21-0041</u>	<u>90-0096</u>	

### Pin Configurations and Typical Operating Circuits (continued)



# ±15kV ESD-Protected, ±80V Fault-Protected, Fail-Safe RS-485/J1708 Transceivers

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/05	Initial release	—
1	3/06	Corrected the part numbers in the conditions for $\Delta V_{OC}$ in the <i>DC Electrical</i> <i>Characteristics</i> table; corrected the A, B current units from mA to FA for the A, B Current vs. A, B Voltage (to Ground) graphs in the <i>Typical Operating Characteristics</i> section	
2	11/10	Added lead(Pb)-free parts to the Ordering Information table; added the soldering temperature to the <i>Absolute Maximum Ratings</i> section; updated Table 2 outputs	1, 2, 12
3	3/11	Added an automotive qualified part to the Ordering Information; added the Package Thermal Characteristics section	

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc. | 18