LV5636VH

Recommended Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
V _{CC} supply voltage	V _{CC}		8 to 23	V
LDOIN input voltage	VLDOIN		8 to 28	V
SW voltage	V _{SW}		-0.3 to 28	V
EN voltage	V _{EN}		0 to 23	V


Electrical Characteristics at $Ta = 25^{\circ}C$, $V_{CC} = 12V$, $V_{EN}=V_{CTL}=2V$

Parameter	Symbol	Conditions	Ratings			Unit	
Faranieter	Symbol	Conditions	min	typ	max	Unit	
ALL							
Supply current	ICC	Switching is turned off		2.1	4.0	mA	
	IOFF	EN=0V, LDOIN=0V			10	μA	
Reference voltage	VREF			1.26		V	
LDO output voltage	LDOOUT1	CTL=High	(-2%)	15.9	(2%)	V	
	LDOOUT2	CTL=Low	(-2%)	11.7	(2%)	V	
DCDC output voltage	DCDCOUT1	CTL=High	(-2%)	16.5	(2%)	V	
	DCDCOUT2	CTL=Low	(-2%)	12.3	(2%)	V	
Enable voltage	V _{EN}		2.0			V	
Disable voltage	V _{DIS}				0.4	V	
EN input current	IEN	V _{EN} =2.0V			10	μA	
PGOOD threshold	V _{PG}	Power-good output is "good" when LDO is 85% or higher of the setting value.		85		%	
PGOOD sink current	IPG	Where power-good output is "no good" and VPGOOD=0.5V.		1.0		mA	
PGOOD leak current	I _{PG} LK	Where power-good output is "good" and VPGOOD=2V			10	μA	
PGDLY source current	IPGDLY		3.84	4.8	5.76	μA	
PGDLY threshold	VPGDLY			1.26		V	
CTL high voltage	V _{CTL} H	15V output setting	2.0			V	
CTL low voltage	V _{CTL} L	11V output setting			0.4	V	
CTL input current	ICTL	V _{CTL} =2V			20	μA	
UVLO on voltage	VUVLO			7.0		V	
Thermal shutdown temperature	TTSD	*2		155		°C	
TSD hysteresis	THYS	*2		30		°C	
DC/DC boost converter							
FB output voltage "Low"	FB low	IN=2.0V, I _{FB} =-20µA (sink)			0.2	V	
FB output voltage "High"	HB high	IN=2.0V, I _{FB} =20µA (source)	1.8			V	
Soft-start time	TSS			2.6		ms	
Oscillator frequency	fosc			1		MHz	
Max ON duty	D max			85		%	
SW ON resistance	R _{ON}			0.7		Ω	
SW peak current	I _{PK}			1.8		А	
SCP timer	tSCP			1.6		ms	
LDO		·		•			
Maximum output current	IO max		450	620	800	mA	
Line regulation	R _{LN}	16.5V < LDOIN < 21.5V			20	mV	
Load regulation	R _{LD}	10mA < I _O < 300mA		ľ	50	mV	
Dropout voltage	VDROP	I _O =400mA		0.35	0.5	V	
Short current	ISHORT	LDOOUT=GND			100	mA	


*2: Design guarantee value.

Package Dimensions


unit : mm (typ) 3313



Specified board (32mm×38mm×1.6mm, glass epoxy, double side board)




Block diagram and Application circuit




Start and stop

Output waveform during start and stop is shown below.



Pin arrangement



Top view

Pin function

Pin No.	Pin name	Function	Equivalent circuit
1 2 7	LDOOUT LDOIN SGND	LDO output LDO input Signal ground	2 LDOIN 2 LDOIN 1 LDOOUT 7 SGND
5	IN	DC/DC error amplifier input	IN (5 - 2.5kΩ SGND (7)
6	FB	DC/DC error amplifier output	FB 6 1kQ SGND 7
8	PGOOD	Power good output	500Ω € (8) PGOOD 500Ω € (7) SGND

Continued on next page.

Continued	from preceding pa	age.	
Pin No.	Pin name	Function	Equivalent circuit
9	PGDLY	PGDLY capacitor connection pin for delay time setting	9 PGDLY → → → → → → → → → → → → → → → → → → →
10	CTL	15V, 11V output voltage switching	CTL (1) VREG VREG SGND (7)
11	EN	Enable	Vcc (2
12	Vcc	Power supply	EN (1) CSW012
14 Fin	SW PGND	DC/DC open drain output Power ground	VREG (14) SW (14) SW (14) SW (15) FGND

Function overview


(1) UVLO (Under Voltage Lockout)

UVLO stops outputs of both DC/DC and to LDO to prevent malfunction when V_{CC} decreases. UVLO operates when V_{CC} falls below the UVLO voltage. This function is a non-latch-type, and recovers these outputs automatically when V_{CC} exceeds the UVLO voltage.

(2) Power good

Power good notifies that the output voltage of LDO is within the range of the setting voltage. The output is judged to be "power good" when both outputs are 85% or higher compared to the setting voltages. If the output voltage falls below 85%, PGOOD output becomes $H\rightarrow L$ (No Good). At "Good" \rightarrow "No Good", delay time can be set. It explains this at (3). When EN=L (OFF), PGOOD output is H.

[Power good circuit diagram]




(3) Power good delay

If the output voltage of LDO falls below 85%, charge at 4.8µA constant starts to PGDLY capacitor for delay time setting. When PGDLY voltage exceeds the threshold voltage (=VREF), PGOOD voltage reaches to the threshold voltage, PGDLY capacitor using the following formula because delay time (tpGDLY) depends on capacitance.

 $C_{PGDLY} = (I_{PGDLY} \times t_{PGDLY}) / VREF$


[PGDLY circuit diagram]



(4) Pulse-by-Pulse over current protection (P by P)

The P by P stops switch-on operation of a certain cycle by force when the current of power MOSFET reaches the maximum output peak current.

[P by P circuit diagram]



(5) Short circuit protector (SCP)

When output voltage of DC/DC decreases due to short-circuit; for example, SCP latches off the outputs of DC/DC and LDO by timer.

When output voltage of DC/DC decreases and FB that is the error amplifier output turns to H, the internal counter starts, latch-off occurs after 1.6ms.

To restart the output after latch-off, you need to input EN signal again.

(6) Output voltage switching function

Where CTL=High, 15V output setting is selected. Where CTL=Low, 11V output setting is selected.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright aws and is not for resale in any manner.