
# ABSOLUTE MAXIMUM RATINGS

(Note 1)

V <sub>IN</sub> , RUN/SS Voltage RUN/SS Above V <sub>IN</sub> ADJ Voltage	3V 5V
BIAS Voltage V <sub>OUT</sub> Voltage	
Internal Operating Temperature	
Range (Note 2)	
Maximum Solder Temperature Storage Temperature Range	

PIN CONFIGURATION



# ORDER INFORMATION

PART NUMBER	PAD OR BALL FINISH	PART MARKING*		PACKAGE	MSL	TEMPERATURE RANGE	
		DEVICE	FINISH CODE	TYPE	RATING	(Note 2)	
LTM8021EV#PBF	Au (RoHS)	LTM8021V	e4	LGA	3	-40°C to 125°C	
LTM8021IV#PBF	Au (RoHS)	LTM8021V	e4	LGA	3	-40°C to 125°C	

Consult Marketing for parts specified with wider operating temperature ranges. \*Device temperature grade is indicated by a label on the shipping container. Pad or ball finish code is per IPC/JEDEC J-STD-609.

• Terminal Finish Part Marking: www.linear.com/leadfree  Recommended LGA and BGA PCB Assembly and Manufacturing Procedures: www.linear.com/umodule/pcbassembly

• LGA and BGA Package and Tray Drawings: www.linear.com/packaging

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range otherwise specifications are at $T_A = 25^{\circ}$ C. Via = 10V. Value = 3V. Basile = 31.6k

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
V <sub>IN</sub>	Input DC Voltage	V <sub>RUN/SS</sub> = 5V, R <sub>ADJ</sub> = Open	3		36	V
V <sub>OUT</sub>	Output DC Voltage	0 < I <sub>OUT</sub> < 500mA; R <sub>ADJ</sub> Open 0 < I <sub>OUT</sub> < 500mA; R <sub>ADJ</sub> = 19.1k, 0.1%		0.8 5		V V
R <sub>ADJ(MIN)</sub>	Minimum Allowable R <sub>ADJ</sub>	Note 3	18			kΩ
I <sub>LK</sub>	Leakage from IN to OUT	RUN/SS = V <sub>BIAS</sub> = 0V, R <sub>ADJ</sub> Open		2.7	6	μA
I <sub>OUT</sub>	Continuous Output DC Current	$5V \le V_{IN} \le 36V, V_{BIAS} = V_{OUT}$	0		500	mA
I <sub>Q(VIN)</sub>	Quiescent Current into V <sub>IN</sub>	RUN/SS = 0.2V, V <sub>BIAS</sub> , R <sub>ADJ</sub> Open Not Switching		0.1 1.5	1 2.5	μA mA
I <sub>Q(BIAS)</sub>	Quiescent Current into BIAS	Not Switching		0.15		μA
ΔV <sub>OUT</sub> /V <sub>OUT</sub>	Line Regulation	$5V \le V_{IN} \le 36V$ , $I_{OUT} = 500$ mA R <sub>ADJ</sub> = Open		0.5		%
$\Delta V_{OUT}/V_{OUT}$	Load Regulation	$V_{IN} = 24V, 0 \le I_{OUT} \le 500$ mA, $V_{BIAS} = V_{OUT}$ 0.35			%	



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C, V<sub>IN</sub> = 10V, V<sub>RUN/SS</sub> = 10V, V<sub>BIAS</sub> = 3V, R<sub>ADJ</sub> = 31.6k.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>OUT(DC)</sub>	DC Output Voltage	$ \begin{array}{l} V_{IN} = 24V, \ 0 \leq I_{OUT} \leq 500 mA \\ R_{ADJ} = 31.6k, \ 0.1\% \end{array} $			3.3		V
V <sub>OUT(AC_RMS)</sub>	Output Voltage Ripple (RMS)	$V_{IN} = 24V, I_{OUT} = 250mA$ $C_{OUT} = 2.2\mu F, V_{BIAS} = V_{OUT}$			1		mV
f <sub>SW</sub>	Switching Frequency	I <sub>OUT</sub> = 500mA		0.9	1.1	1.3	MHz
I <sub>OSC</sub>	Short-Circuit Output Current	$V_{IN} = 36V, V_{BIAS} = V_{OUT} = 0V$			900		mA
I <sub>ISC</sub>	Short-Circuit Input Current	$V_{IN} = 36V, V_{BIAS} = V_{OUT} = 0V$			25		mA
ADJ	Voltage at ADJ Pin	R <sub>ADJ</sub> Open	•	0.79	0.80	0.83	V
V <sub>BIAS(MIN)</sub>	Minimum BIAS Voltage for Proper Operation	I <sub>OUT</sub> = 500mA			2.2	3	V
I <sub>ADJ</sub>	Current Out of ADJ Pin	$V_{OUT} = 5V, V_{ADJ} = 0V, RUN/SS = 0V$			50		μΑ
I <sub>RUN/SS</sub>	RUN/SS Pin Current	V <sub>RUN/SS</sub> = 2.5V, R <sub>ADJ</sub> Open		23		μA	
V <sub>IH(RUN/SS)</sub>	RUN/SS Input High Voltage	R <sub>ADJ</sub> Open, I <sub>OUT</sub> = 500mA		1.6			V
VIL(RUN/SS)	RUN/SS Input Low Voltage	R <sub>ADJ</sub> Open, I <sub>OUT</sub> = 500mA				0.5	V
R <sub>FB</sub>	Internal Feedback Resistor	$RUN/SS = V_{BIAS} = V_{ADJ} = 0V$			100		kΩ

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 2: The LTM8021E is guaranteed to meet performance specifications from 0°C to 125°C internal. Specifications over the full -40°C to 125°C internal operating temperature range are assured by design,

characterization and correlation with statistical process controls. The LTM80211 is guaranteed to meet specifications over the full -40°C to 125°C internal operating temperature range. Note that the maximum internal temperature is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 3: Guaranteed by design.



### **TYPICAL PERFORMANCE CHARACTERISTICS** T<sub>A</sub> = 25°C, unless otherwise noted



8021 G07


LOAD CURRENT (mA)

Downloaded from Arrow.com.

LOAD CURRENT (mA)

8021 G08

### **TYPICAL PERFORMANCE CHARACTERISTICS** T<sub>A</sub> = 25°C, unless otherwise noted





\_

#### PIN FUNCTIONS

 $V_{IN}$  (Bank 1): The V<sub>IN</sub> pin supplies current to the LTM8021's internal regulator and to the internal power switch. This pin must be locally bypassed with an external, low ESR capacitor of at least 1µF.

 $V_{OUT}$  (Bank 2): Power Output Pins. An external capacitor is connected from  $V_{OUT}$  to GND in most applications. Apply output load between these pins and GND pins.


**BIAS (Pin H3):** The BIAS pin connects to the internal boost Schottky diode and to the internal regulator. Tie to  $V_{OUT}$  when  $V_{OUT} > 3V$  or to another DC voltage greater than 3V otherwise. When BIAS > 3V the internal circuitry will be powered from this pin to improve efficiency. Main regulator power will still come from  $V_{IN}$ .

**RUN/SS (Pin A1):** Tie RUN/SS pin to ground to shut down the LTM8021. Tie to 1.6V or more for normal operation.

If the shutdown feature is not used, tie this pin to the V<sub>IN</sub> pin. The RUN/SS also provides soft-start and frequency foldback. To use the soft-start function, connect a resistor and capacitor to this pin. Do not allow the RUN/SS pin to rise above V<sub>IN</sub>. See the Applications Information section.

**GND (Bank 3):** The GND connections serve as the main signal return and the primary heat sink for the LTM8021. Tie the GND pins to a local ground plane below the LTM8021 and the circuit components. Return the feedback divider to this signal.

**ADJ (Pin A2):** The LTM8021 regulates its ADJ pin to 0.8V. Connect the adjust resistor from this pin to ground. The value of  $R_{ADJ}$  is given by the equation,  $R_{ADJ} = 80/(V_{OUT} - 0.8)$ , where  $R_{ADJ}$  is in k.



# **BLOCK DIAGRAM**



### OPERATION

The LTM8021 is a standalone nonisolated step-down switching DC/DC power supply. It can deliver up to 500mA of DC output current with only bulk external input and output capacitors. This module provides a precisely regulated output voltage programmable via one external resistor from  $0.8V_{DC}$  to  $5V_{DC}$ . The input voltage range is 3V to 36V. Given that the LTM8021 is a step-down converter, make sure that the input voltage and load current. Please refer to the simplified Block Diagram.

The LTM8021 contains a current mode controller, power switching element, power inductor, power Schottky diode and a modest amount of input and output capacitance.

With its high performance current mode controller and internal feedback loop compensation, the LTM8021 module

has sufficient stability margin and good transient performance under a wide range of operating conditions with a wide range of output capacitors, even all ceramic ones (X5R or X7R). Current mode control provides cycle-by-cycle fast current limit, and automatic current limiting protects the module in the event of a short circuit or overload fault.

The LTM8021 is based upon a 1.1MHz fixed frequency PWM current mode controller, equipped with cycle skip capability for low voltage outputs or light loads. A frequency foldback scheme helps to protect internal components from overstress under heavy and short-circuit output loads.

The drive circuit for the internal power switching element is powered through the BIAS pin. Power this pin with at least 3V.

# **APPLICATIONS INFORMATION**

For most applications, the design process is straight forward, summarized as follows:

- 1. Refer to Table 1 for the row that has the desired input range and output voltage.
- 2. Apply the recommended  $C_{IN}$ ,  $C_{OUT}$  and  $R_{ADJ}$  values.
- 3. Connect BIAS as indicated.

While these component combinations have been tested for proper operation, it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental conditions.

If the desired output voltage is not listed in Table 1, set the output by applying an  $R_{ADJ}$  resistor whose value is given by the equation,  $R_{ADJ} = 80/(V_{OUT} - 0.80)$ , where  $R_{ADJ}$  is in k and  $V_{OUT}$  is in volts. Verify the LTM8021's operation over the system's intended line, load and environmental conditions.

#### **Minimum Duty Cycle**

The LTM8021 has a fixed 1.1MHz switching frequency. For any given output voltage, the duty cycle falls as the input voltage rises. At very large  $V_{IN}$  to  $V_{OUT}$  ratios, the duty cycle can be very small. Because the LTM8021's internal controller IC has a minimum on-time, the regulator will skip cycles in order to maintain output voltage regulation. This will result in a larger output voltage ripple and possible disturbances during recovery from a transient load step. The component values provided in Table 1 allow for skip cycle operation, but hold the resultant output ripple to around 50mV, or less. If even less ripple is desired, then more output capacitance may be necessary. Adding a feedforward capacitor has been empirically shown to modestly extend the input voltage range to where the LTM8021 does not skip cycles. Apply the feedforward capacitor between the  $V_{OUT}$  pins and ADJ. This injects perturbations into the control loop, therefore, values larger than 50pF are not recommended. A good value to start with is 12pF.



#### Table 1. Recommended Component Values and Configuration

V <sub>IN</sub> RANGE	V <sub>OUT</sub>	C <sub>IN</sub>	C <sub>OUT</sub>	R <sub>ADJ</sub>	BIAS
3.4V to 36V	0.8V	4.7µF	100µF 1210	8.2M	3V to 7V
3.4V to 36V	1.2V	4.7µF	100µF 1210	200k	3V to 7V
3.4V to 36V	1.5V	4.7µF	100µF 1210	115k	3V to 7V
3.4V to 36V	1.8V	2.2µF	100µF 1210	78.7k	3V to 7V
3.5V to 36V	2V	2.2µF	100µF 1210	66.5k	3V to 7V
4V to 36V	2.2V	1µF	22µF 1206	57.6k	3V to 7V
4V to 36V	2.5V	1µF	10µF 0805	47.5k	3V to 7V
5V to 36V	3.3V	1µF	4.7µF 0805	32.4k	V <sub>OUT</sub>
7V to 36V	5V	1µF	2.2µF 0805	19.1k	V <sub>OUT</sub>
3.5V to 32V	-3.3V	1µF	4.7µF 0805	32.4k	GND
3.75V to 31V	-5V	1µF	4.7µF 0805	19.1k	GND
3.4V to 15V	0.8V	4.7µF	100µF 1210	8.2M	3V to 7V
3.4V to 15V	1.2V	4.7µF	100µF 1210	200k	3V to 7V
3.4V to 15V	1.5V	4.7µF	47µF 1206	115k	3V to 7V
3.4V to 15V	1.8V	2.2µF	47µF 1206	78.7k	3V to 7V
3.5V to 15V	2V	2.2µF	22µF 1206	66.5k	3V to 7V
4V to 15V	2.2V	1µF	22µF 1206	57.6k	3V to 7V
4V to 15V	2.5V	1µF	10µF 0805	47.5k	3V to 7V
5V to 15V	3.3V	1µF	2.2µF 0805	32.4k	V <sub>OUT</sub>
7V to 15V	5V	1µF	1µF 0805	19.1k	V <sub>OUT</sub>
9V to 24V	0.8V	1µF	100µF 1210	Open	3V to 7V
9V to 24V	1.2V	1µF	100µF 1210	200k	3V to 7V
9V to 24V	1.5V	1µF	47µF 1206	115k	3V to 7V
9V to 24V	1.8V	1µF	47µF 1206	78.7k	3V to 7V
9V to 24V	2V	1µF	22µF 1206	66.5k	3V to 7V
9V to 24V	2.2V	1µF	22µF 1206	57.6k	3V to 7V
9V to 24V	2.5V	1µF	10µF 0805	47.5k	3V to 7V
9V to 24V	3.3V	1µF	2.2µF 0805	32.4k	V <sub>OUT</sub>
9V to 24V	5V	1µF	1µF 0805	19.1k	V <sub>OUT</sub>
18V to 36V	0.8V	1uF	100µF 1210	Open	3V to 7V
18V to 36V	1.2V	1uF	100µF 1210	200k	3V to 7V
18V to 36V	1.5V	1uF	100µF 1210	115k	3V to 7V
18V to 36V	1.8V	1uF	100µF 1210	78.7k	3V to 7V
18V to 36V	2V	1uF	100µF 1210	66.5k	3V to 7V
18V to 36V	2.2V	1uF	22µF 1206	57.6k	3V to 7V
18V to 36V	2.5V	1uF	10µF 0805	47.5k	3V to 7V
18V to 36V	3.3V	1uF	4.7µF 0805	32.4k	V <sub>OUT</sub>
18V to 36V	5V	1uF	2.2µF 0805	19.1k	V <sub>OUT</sub>



#### **Capacitor Selection Considerations**

The  $C_{IN}$  and  $C_{OUT}$  capacitor values in Table 1 are the minimum recommended values for the associated operating conditions. Applying capacitor values below those indicated in Table 1 is not recommended, and may result in undesirable operation. Using larger values is generally acceptable, and can yield improved dynamic response or fault recovery, if it is necessary. Again, it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental conditions.

Ceramic capacitors are small, robust and have very low ESR. However, not all ceramic capacitors are suitable. X5R and X7R types are stable over temperature and applied voltage and give dependable service. Other types, including Y5V and Z5U have very large temperature and voltage coefficients of capacitance. In an application circuit they may have only a small fraction of their nominal capacitance resulting in much higher output voltage ripple than expected.

Ceramic capacitors are also piezoelectric. At light loads, the LTM8021 skips switching cycles in order to maintain regulation. The resulting bursts of current can excite a ceramic capacitor at audio frequencies, generating audible noise. If this audible noise is unacceptable, use a high performance electrolytic capacitor at the output. This output capacitor can be a parallel combination of a  $1\mu$ F ceramic capacitor and a low cost electrolytic capacitor.

A final precaution regarding ceramic capacitors concerns the maximum input voltage rating of the LTM8021. A ceramic input capacitor combined with trace or cable inductance forms a high Q (under damped) tank circuit. If the LTM8021 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided; see the Hot-Plugging Safely section.

#### **Minimum Input Voltage**

The LTM8021 is a step-down converter, so a minimum amount of headroom is required to keep the output in regulation. For most applications at full load, the input must be about 1.5V above the desired output. In addition, it takes more input voltage to turn on than is required for continuous operation. This is shown in Figure 1.




Figure 1. The LTM8021 Requires More Voltage to Start Than to Run



#### Soft-Start

The RUN/SS pin can be used to soft-start the LTM8021, reducing the maximum input current during start-up. The RUN/SS pin is driven through an external RC filter to create a voltage ramp at this pin. Figure 2 shows the soft-start circuit. By choosing a large RC time constant, the peak start-up current can be reduced to the current that is required to regulate the output, with no overshoot. Choose the value of the resistor so that it can supply 80µA when the RUN/SS pin reaches 2V.




Figure 2. To Soft-Start the LTM8021, Add a Resistor and Capacitor to the RUN/SS Pin

#### **Shorted Input Protection**

Care needs to be taken in systems where the output will be held high when the input to the LTM8021 is absent. This may occur in battery charging applications or in battery backup systems where a battery or some other supply is diode ORed with the LTM8021's output. If the  $V_{IN}$  pin is allowed to float and the RUN/SS pin is held high (either by a logic signal or because it is tied to  $V_{IN}$ ), then the LTM8021's internal circuitry will pull its quiescent current through its internal power switch. This is fine if




Figure 3. The Input Diode Prevents a Shorted Input from Discharging a Backup Battery Tied to the Output. It Also Protects the Circuit from a Reversed Input. The LTM8021 Runs Only When the Input is Present your system can tolerate a few milliamps in this state. If the RUN/SS pin is grounded, the internal power switch current will drop to essentially zero. However, if the V<sub>IN</sub> pin is grounded while the output is held high, then parasitic diodes inside the LTM8021 can pull large currents from the output through the internal power switch and the V<sub>IN</sub> pin. Figure 3 shows a circuit that will run only when the input voltage is present and that protects against a shorted or reversed input.

#### **PCB** Layout

Most of the problems associated with the PCB layout have been alleviated or eliminated by the high level of integration of the LTM8021. The LTM8021 is nevertheless a switching power supply, and care must be taken to minimize EMI and ensure proper operation. Even with the high level of integration, one may fail to achieve a specified operation with a haphazard or poor layout. See Figure 4 for a suggested layout.

Ensure that the grounding and heatsinking are acceptable. A few rules to keep in mind are:

- 1. Place the  $C_{\rm IN}$  capacitor as close as possible to the  $V_{\rm IN}$  and GND connection of the LTM8021.
- 2. Place the  $C_{OUT}$  capacitor as close as possible to the  $V_{OUT}$  and GND connection of the LTM8021.
- 3. Place the  $C_{\rm IN}$  and  $C_{\rm OUT}$  capacitors such that their ground currents flow directly adjacent to, or underneath the LTM8021.




Figure 4. Layout Showing Suggested External Components, GND Plane and Thermal Vias








Figure 5. Ensures Reliable Operation When the LTM8021 is Connected to a Live Supply

4. Connect all of the GND connections to as large a copper pour or plane area as possible on the top layer. Avoid breaking the ground connection between the external components and the LTM8021.

#### **Hot-Plugging Safely**

The small size, robustness and low impedance of ceramic capacitors make them an attractive option for the input bypass capacitor of LTM8021. However, these capacitors can cause problems if the LTM8021 is plugged into a live supply (see the Linear Technology Application Note 88 for a complete discussion). The low loss ceramic capacitor combined with stray inductance in series with the power

source forms an under damped tank circuit, and the voltage at the V<sub>IN</sub> pin of the LTM8021 can ring to twice the nominal input voltage, possibly exceeding the LTM8021's rating and damaging the part. If the input supply is poorly controlled or the user will be plugging the LTM8021 into an energized supply, the input network should be designed to prevent this overshoot. Figure 5 shows the waveforms that result when an LTM8021 circuit is connected to a 24V supply through six feet of 24-gauge twisted pair. The first plot is the response with a 2.2 $\mu$ F ceramic capacitor at the input. The input voltage rings as high as 35V and the input current peaks at 20A. One method of damping the tank circuit is to add another capacitor with a series resistor to

the circuit. In Figure 5b an aluminum electrolytic capacitor has been added. This capacitor's high equivalent series resistance damps the circuit and eliminates the voltage overshoot. The extra capacitor improves low frequency ripple filtering and can slightly improve the efficiency of the circuit, though it is likely to be the largest component in the circuit. An alternative solution is shown in Figure 5c. A0.7 $\Omega$ resistor is added in series with the input to eliminate the voltage overshoot (it also reduces the peak input current). A 0.1µF capacitor improves high frequency filtering. This solution is smaller and less expensive than the electrolytic capacitor. For high input voltages its impact on efficiency is minor, reducing efficiency less than one-half percent for a 5V output at full load operating from 24V.

#### **Thermal Considerations**

The LTM8021 output current may need to be derated if it is required to operate in a high ambient temperature or deliver a large amount of continuous power. The amount of current derating is dependent upon the input voltage, output power and ambient temperature. The temperature rise curves given in the Typical Performance Characteristics section can be used as a guide. These curves were generated by a LTM8021 mounted to a 40.3cm<sup>2</sup> 4-layer FR4 printed circuit board. Boards of other sizes and layer count can exhibit different thermal behavior, so it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental operating conditions.

The thermal resistance numbers listed in Page 2 of the data sheet are based on modeling the  $\mu$ Module package mounted on a test board specified per JESD51-9 (Test Boards for Area Array Surface Mount Package Thermal Measurements). The thermal coefficients provided in this page are based on JESD 51-12 (Guidelines for Reporting and Using Electronic Package Thermal Information).

For increased accuracy and fidelity to the actual application, many designers use FEA to predict thermal performance. To that end, Page 2 of the data sheet typically gives four thermal coefficients:  $\theta_{\text{JA}}$  – Thermal resistance from junction to ambient.

 $\theta_{JCbottom}-$  Thermal resistance from junction to the bottom of the product case.

 $\theta_{JCtop}$  – Thermal resistance from junction to top of the product case.

 $\theta_{JB}$  – Thermal resistance from junction to the printed circuit board.

While the meaning of each of these coefficients may seem to be intuitive, JEDEC has defined each to avoid confusion and inconsistency. These definitions are given in JESD 51-12, and are quoted or paraphrased below:

 $\theta_{JA}$  is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as still air although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.

 $\theta_{JCbottom}$  is the thermal resistance between the junction and bottom of the package with all of the component power dissipation flowing through the bottom of the package. In the typical µModule converter, the bulk of the heat flows out the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages but the test conditions don't generally match the user's application.

 $\theta_{JCtop}$  is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical  $\mu$ Module converter are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of  $\theta_{JCbottom}$ , this value may be useful for comparing packages but the test conditions don't generally match the user's application.

 $\theta_{JB}$  is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the  $\mu$ Module converter and into the board, and is really the sum of the  $\theta_{JCbottom}$  and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package, using a two sided, two layer board. This board is described in JESD 51-9.

Given these definitions, it should now be apparent that none of these thermal coefficients reflects an actual physical operating condition of a  $\mu$ Module converter. Thus, none of them can be individually used to accurately predict the thermal performance of the product. Likewise, it would be inappropriate to attempt to use any one coefficient to correlate to the junction temperature vs load graphs given in the product's data sheet. The only appropriate way to use the coefficients is when running a detailed thermal

analysis, such as FEA, which considers all of the thermal resistances simultaneously.

A graphical representation of these thermal resistances is given in Figure 6.

The blue resistances are contained within the  $\mu$ Module converter, and the green are outside.

The die temperature of the LTM8021 must be lower than the maximum rating of 125°C, so care should be taken in the layout of the circuit to ensure good heat sinking of the LTM8021. The bulk of the heat flow out of the LTM8021 is through the bottom of the  $\mu$ Module converter and the LGA pads into the printed circuit board. Consequently a poor printed circuit board design can cause excessive heating, resulting in impaired performance or reliability. Please refer to the PCB Layout section for printed circuit board design suggestions.





Figure 6. Thermal Model of  $\mu$ Module Regulator




#### **TYPICAL APPLICATIONS**

#### 0.8V Step-Down Converter




\*RUNNING VOLTAGE RANGE. PLEASE REFER TO THE APPLICATIONS INFORMATION SECTION FOR START-UP DETAILS.

#### 1.8V Step-Down Converter




\*RUNNING VOLTAGE RANGE. PLEASE REFER TO THE APPLICATIONS INFORMATION SECTION FOR START-UP DETAILS.

#### **5V Step-Down Converter**




<sup>\*</sup>RUNNING VOLTAGE RANGE. PLEASE REFER TO THE APPLICATIONS INFORMATION SECTION FOR START-UP DETAILS.



-5V Positive-to-Negative Converter


#### Load Current vs Input Voltage





#### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.





### PACKAGE DESCRIPTION

IM8021 Pinout (Sorted by Pin Number)			
PIN	SIGNAL DESCRIPTION		
A1	RUN/SS		
A2	ADJ		
A4	V <sub>IN</sub>		
A5	V <sub>IN</sub>		
B1	GND		
B2	GND		
B4	V <sub>IN</sub>		
B5	V <sub>IN</sub>		
C1	GND		
C2	GND		
D1	GND		
D2	GND		
D3	GND		
D4	GND		
D5	GND		
E1	GND		
E2	GND		
E3	GND		
E4	GND		
E5	GND		
F1	GND		
F2	GND		
F3	V <sub>OUT</sub>		
F4	V <sub>OUT</sub>		
F5	V <sub>OUT</sub>		
G1	GND		
G2	GND		
G3	V <sub>OUT</sub>		
G4	V <sub>OUT</sub>		
G5	V <sub>OUT</sub>		
H1	GND		
H2	GND		
H3	BIAS		
H4	V <sub>OUT</sub>		
H5	V <sub>OUT</sub>		
-	001		

#### LTM8021 Pinout (Sorted by Pin Number)




### **REVISION HISTORY** (Revision history begins at Rev D)

REV	DATE	DESCRIPTION	PAGE NUMBER
D	3/14	Updated thermal resistance values	2
		Updated Order Information table	2
		Updated Thermal Considerations section	12, 13




# PACKAGE PHOTO



### TYPICAL APPLICATION

#### 3.3V Step-Down Converter



<sup>\*</sup>RUNNING VOLTAGE RANGE. PLEASE REFER TO THE APPLICATIONS INFORMATION SECTION FOR START-UP DETAILS.

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS	
LTM4600	10A DC/DC µModule	Basic 10A DC/DC µModule, 15mm × 15mm × 2.8mm LGA	
LTM4600HVMPV	Military Plastic 10A DC/DC µModule	–55°C to 125°C Operation, 15mm × 15mm × 2.8mm LGA	
LTM4601/ LTM4601A	12A DC/DC µModule with PLL, Output Tracking/Margining and Remote Sensing	Synchronizable, PolyPhase <sup>®</sup> Operation, LTM4601-1 Version Has No Remote Sensing	
LTM4602	6A DC/DC μModule	Pin-Compatible with the LTM4600	
LTM4603	6A DC/DC μModule with PLL and Output Tracking/ Margining and Remote Sensing	Synchronizable, PolyPhase Operation, LTM4603-1 Version Has No Remote Sensing, Pin-Compatible with the LTM4601	
LTM4604	4A Low V <sub>IN</sub> DC/DC μModule	$2.375V \leq V_{\text{IN}} \leq 5V,  0.8V \leq V_{\text{OUT}} \leq 5V,  9mm \times 15mm \times 2.3mm  \text{LGA}$	
LTM4605	5A to 12A Buck-Boost µModule	High Efficiency, Adjustable Frequency, $4.5V \le V_{IN} \le 20V$ , $0.8V \le V_{OUT} \le 16V$ , $15mm \times 15mm \times 2.8mm$	
LTM4607	5A to 12A Buck-Boost µModule	High Efficiency, Adjustable Frequency, $4.5V \le V_{IN} \le 36V,  0.8V \le V_{OUT} \le 25V,  15mm \times 15mm \times 2.8mm$	
LTM4608	8A Low V <sub>IN</sub> DC/DC μModule	$2.375V \leq V_{IN} \leq 5V,  0.8V \leq V_{OUT} \leq 5V,  9mm \times 15mm \times 2.8mm  LGA$	
LTM8020	36V, 200mA DC/DC μModule	$4V \le V_{IN} \le 36V$ , $1.25V \le V_{OUT} \le 5V$ , $6.25mm \times 6.25mm \times 2.3mm$ LGA	
LTM8022	1A, 36V DC/DC μModule	Adjustable Frequency, $0.8V \le V_{OUT} \le 5V$ , $11.25mm \times 9mm \times 2.82mm$ Pin-Compatible to the LTM8023	
LTM8023	2A, 36V DC/DC μModule	Adjustable Frequency, 0.8V $\leq$ V_{OUT} $\leq$ 5V, 11.25mm $\times$ 9mm $\times$ 2.82mm, Pin-Compatible to the LTM8022	

LT 0314 REV D • PRINTED IN USA