


# Contents

<b>1</b>	<b>Block diagram</b> .....	<b>3</b>
<b>2</b>	<b>Pin connection</b> .....	<b>4</b>
<b>3</b>	<b>Truth table</b> .....	<b>5</b>
<b>4</b>	<b>Electrical data</b> .....	<b>6</b>
4.1	Absolute maximum ratings .....	6
4.2	Thermal data .....	6
4.3	Recommended operating conditions .....	6
<b>5</b>	<b>Electrical characteristics</b> .....	<b>7</b>
5.1	AC operation .....	7
5.2	DC operation .....	8
<b>6</b>	<b>Waveforms definitions</b> .....	<b>9</b>
<b>7</b>	<b>Typical application diagram</b> .....	<b>10</b>
<b>8</b>	<b>Bootstrap driver</b> .....	<b>11</b>
	C <sub>BOOT</sub> selection and charging .....	11
<b>9</b>	<b>Package information</b> .....	<b>13</b>
	SO-8 package information .....	13
<b>10</b>	<b>Order codes</b> .....	<b>15</b>
<b>11</b>	<b>Revision history</b> .....	<b>15</b>

# 1 Block diagram

Figure 1. Block diagram



2 Pin connection

Figure 2. Pin connection (top view)




Table 1. Pin description

Pin no.	Pin name	Type	Function
1	$\overline{\text{LIN}}$	I	Low side-driver logic input (active low)
2	HIN	I	High-side driver logic input (active high)
3	VCC	P	Lower section supply voltage
4	GND	P	Ground
5	LVG <sup>(1)</sup>	O	Low-side driver output
6	OUT	P	High-side (floating) common voltage
7	HVG <sup>(1)</sup>	O	High-side driver output
8	BOOT	P	Bootstrapped supply voltage

1. The circuit guarantees less than 1 V on the LVG and HVG pins (at  $I_{\text{sink}} = 10 \text{ mA}$ ), with  $V_{\text{CC}} > 3 \text{ V}$ . This allows omitting the “bleeder” resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low.

### 3 Truth table

Table 2. Truth table

Input		Output	
$\overline{\text{LIN}}$	HIN	LVG	HVG
H	L	L	L
L	H	L	L
L	L	H	L
H	H	L	H

## 4 Electrical data

### 4.1 Absolute maximum ratings

Table 3. Absolute maximum rating

Symbol	Parameter	Value		Unit
		Min.	Max.	
$V_{CC}$	Supply voltage	-0.3	21	V
$V_{OUT}$	Output voltage	$V_{BOOT} - 21$	$V_{BOOT} + 0.3$	V
$V_{BOOT}$	Bootstrap voltage	-0.3	620	V
$V_{hvg}$	High-side gate output voltage	$V_{OUT} - 0.3$	$V_{BOOT} + 0.3$	V
$V_{lvg}$	Low-side gate output voltage	-0.3	$V_{CC} + 0.3$	V
$V_i$	Logic input voltage	-0.3	15	V
$dV_{OUT}/dt$	Allowed output slew rate		50	V/ns
$P_{tot}$	Total power dissipation ( $T_A = 25\text{ °C}$ )		800	mW
$T_J$	Junction temperature		150	°C
$T_{stg}$	Storage temperature	-50	150	°C
ESD	Human body model	2		kV

### 4.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	SO-8	Unit
$R_{th(JA)}$	Thermal resistance junction to ambient	150	°C/W

### 4.3 Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Pin	Parameter	Test condition	Min.	Max.	Unit
$V_{CC}$	3	Supply voltage		10	20	V
$V_{BO}^{(1)}$	8 - 6	Floating supply voltage		9.8	20	V
$V_{OUT}$	6	Output voltage		-11 <sup>(2)</sup>	580	V
$f_{sw}$		Switching frequency	HVG, LVG load $C_L = 1\text{ nF}$		800	kHz
$T_J$		Junction temperature		-40	125	°C

1.  $V_{BO} = V_{BOOT} - V_{OUT}$ .

2. LVG off.  $V_{CC} = 10\text{ V}$   
Logic is operational if  $V_{BOOT} > 5\text{ V}$ .

# 5 Electrical characteristics


## 5.1 AC operation

Table 6. AC operation electrical characteristics ( $V_{CC} = 15\text{ V}$ ;  $T_J = +25\text{ }^{\circ}\text{C}$ )

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{on}$	1, 2 vs. 5, 7	High/low-side driver turn-on propagation delay	$V_{OUT} = 0\text{ V}$ $V_{BOOT} = V_{CC}$ $C_L = 1\text{ nF}$ $V_{IN} = 0\text{ to }3.3\text{ V}$ See <a href="#">Figure 3</a>	50	125	200	ns
$t_{off}$		High/low side driver turn-off propagation delay		50	125	200	ns
DT		Deadtime <sup>(1)</sup>	$C_L = 1\text{ nF}$	225	320	415	ns
$t_r$	5, 7	Rise time	$C_L = 1\text{ nF}$		75	120	ns
$t_f$		Fall time	$C_L = 1\text{ nF}$		35	70	ns

1. See [Figure 4](#).

Figure 3. Timing



## 5.2 DC operation

Table 7. DC operation electrical characteristics ( $V_{CC} = 15\text{ V}$ ;  $T_J = +25\text{ }^\circ\text{C}$ )


Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
V <sub>CC_hys</sub>	3	V <sub>CC</sub> UV hysteresis		1.2	1.5	1.8	V
V <sub>CC_thON</sub>		V <sub>CC</sub> UV turn-ON threshold		9	9.5	10	V
V <sub>CC_thOFF</sub>		V <sub>CC</sub> UV turn-OFF threshold		7.6	8	8.4	V
I <sub>qccu</sub>		Undervoltage quiescent supply current	V <sub>CC</sub> = 7 V LIN = 5 V; HIN = GND;		90	150	μA
I <sub>qcc</sub>		Quiescent current	V <sub>CC</sub> = 15 V LIN = 5 V; HIN = GND;		380	440	μA
Bootstrapped supply voltage section <sup>(1)</sup>							
V <sub>BO_hys</sub>	8	V <sub>BO</sub> UV hysteresis		0.8	1	1.2	V
V <sub>BO_thON</sub>		V <sub>BO</sub> UV turn-ON threshold		8.2	9	9.8	V
V <sub>BO_thOFF</sub>		V <sub>BO</sub> UV turn-OFF threshold		7.3	8	8.7	V
I <sub>QBOU</sub>		Undervoltage V <sub>BO</sub> quiescent current	V <sub>BO</sub> = 7 V, LIN = HIN = 5V		30	60	μA
I <sub>QBO</sub>		V <sub>BO</sub> quiescent current	V <sub>BO</sub> = 15 V, LIN = HIN = 5V		190	240	μA
I <sub>LK</sub>		High voltage leakage current	V <sub>hvg</sub> = V <sub>OUT</sub> = V <sub>BOOT</sub> = 600 V			10	μA
R <sub>DS(on)</sub>		Bootstrap driver on resistance <sup>(2)</sup>	LVG ON		120		Ω
Driving buffers section							
I <sub>so</sub>	5, 7	High/low-side source short-circuit current	V <sub>IN</sub> = V <sub>ih</sub> (t <sub>p</sub> < 10 μs)	200	290		mA
I <sub>si</sub>		High/low side sink short-circuit current	V <sub>IN</sub> = V <sub>il</sub> (t <sub>p</sub> < 10 μs)	250	430		mA
Logic inputs							
V <sub>il</sub>	1, 2	Low level logic threshold voltage		0.8		1.1	V
V <sub>ih</sub>		High level logic threshold voltage		1.9		2.25	V
V <sub>il_S</sub>	1, 2	Single input voltage	LIN and HIN connected together and floating			0.8	V
I <sub>HINh</sub>	2	HIN logic “1” input bias current	HIN = 15 V	110	175	260	μA
I <sub>HINI</sub>		HIN logic “0” input bias current	HIN = 0 V			1	μA
I <sub>LINI</sub>	1	LIN logic “0” input bias current	LIN = 0 V	3	6	20	μA
I <sub>LINh</sub>		LIN logic “1” input bias current	LIN = 15 V			1	μA

1.  $V_{BO} = V_{BOOT} - V_{OUT}$ .

2.  $R_{DS(on)}$  is tested in the following way:  $R_{DS(on)} = [(V_{CC} - V_{BOOT1}) - (V_{CC} - V_{BOOT2})] / [I_1(V_{CC}, V_{BOOT1}) - I_2(V_{CC}, V_{BOOT2})]$  where  $I_1$  is the pin 8 current when  $V_{BOOT} = V_{BOOT1}$ ,  $I_2$  when  $V_{BOOT} = V_{BOOT2}$ .

## 6 Waveforms definitions


Figure 4. Deadtime and interlocking waveforms definitions





## 7 Typical application diagram

Figure 5. Application diagram



## 8 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is normally accomplished by a high voltage fast recovery diode ([Figure 6](#)). In the L6398 device a patented integrated structure replaces the external diode. It is realized by a high voltage DMOS, driven synchronously with the low-side driver (LVG), with a diode in series, as shown in [Figure 7](#). An internal charge pump ([Figure 7](#)) provides the DMOS driving voltage.

### C<sub>BOOT</sub> selection and charging

To choose the proper C<sub>BOOT</sub> value the external MOS can be seen as an equivalent capacitor. This capacitor C<sub>EXT</sub> is related to the MOS total gate charge:

#### Equation 1

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}}$$

The ratio between the capacitors C<sub>EXT</sub> and C<sub>BOOT</sub> is proportional to the cyclical voltage loss. It has to be:

#### Equation 2

$$C_{BOOT} \gg C_{EXT}$$

E.g.: if Q<sub>gate</sub> is 30 nC and V<sub>gate</sub> is 10 V, C<sub>EXT</sub> is 3 nF. With C<sub>BOOT</sub> = 100 nF the drop would be 300 mV.

If HVG has to be supplied for a long time, the C<sub>BOOT</sub> selection has to take into account also the leakage and quiescent losses.

E.g.: HVG steady state consumption is lower than 190 μA, so if HVG T<sub>ON</sub> is 5 ms, C<sub>BOOT</sub> has to supply 1 μC to C<sub>EXT</sub>. This charge on a 1 μF capacitor means a voltage drop of 1 V.

The internal bootstrap driver gives a great advantage: the external fast recovery diode can be avoided (it usually has great leakage current).

This structure can work only if V<sub>OUT</sub> is close to GND (or lower) and in the meanwhile the LVG is on. The charging time (T<sub>charge</sub>) of the C<sub>BOOT</sub> is the time in which both conditions are fulfilled and it has to be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS R<sub>DSon</sub> (typical value: 120 Ω). At low frequency this drop can be neglected. Anyway increasing the frequency it must be taken in to account.

The following equation is useful to compute the drop on the bootstrap DMOS:

#### Equation 3

$$V_{drop} = I_{charge} R_{dson} \rightarrow V_{drop} = \frac{Q_{gate}}{T_{charge}} R_{dson}$$

where Q<sub>gate</sub> is the gate charge of the external power MOS, R<sub>dson</sub> is the on resistance of the bootstrap DMOS and T<sub>charge</sub> is the charging time of the bootstrap capacitor.


For example: using a power MOS with a total gate charge of 30 nC the drop on the bootstrap DMOS is about 1 V, if the  $T_{\text{charge}}$  is 5  $\mu\text{s}$ . In fact:

**Equation 4**


$$V_{\text{drop}} = \frac{30\text{nC}}{5\mu\text{s}} \cdot 120\Omega \sim 0.7\text{V}$$

$V_{\text{drop}}$  has to be taken into account when the voltage drop on  $C_{\text{BOOT}}$  is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.

**Figure 6. Bootstrap driver with high voltage fast recovery diode**



**Figure 7. Bootstrap driver with internal charge pump**



## 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### SO-8 package information

Figure 8. SO-8 package outline





Table 8. SO-8 package mechanical data

Symbol	Dimensions					
	mm			inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	1.35		1.75	0.053		0.069
A1	0.10		0.25	0.004		0.010
A2	1.10		1.65	0.043		0.065
B	0.33		0.51	0.013		0.020
C	0.19		0.25	0.007		0.010
D <sup>(1)</sup>	4.80		5.00	0.189		0.197
E	3.80		4.00	0.15		0.157
e		1.27			0.050	
H	5.80		6.20	0.228		0.244
h	0.25		0.50	0.010		0.020
L	0.40		1.27	0.016		0.050
k	0° (min.), 8° (max.)					
ddd			0.10			0.004

1. Dimensions D do not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm (0.006 inch) in total (both sides).

Figure 9. SO-8 footprint



## 10 Order codes

Table 9. Order codes

Order codes	Package	Packaging
L6398D	SO-8	Tube
L6398DTR	SO-8	Tape and reel

## 11 Revision history

Table 10. Document revision history

Date	Revision	Changes
14-Dec-2010	1	First release.
16-Feb-2011	2	Updated <a href="#">Table 7</a> .
01-Apr-2011	3	Typo in coverpage
11-Sep-2015	4	<p>Removed DIP-8 package from the entire document.</p> <p>Updated <a href="#">Table 3 on page 6</a> (added ESD parameter and value, removed note below <a href="#">Table 3</a>).</p> <p>Updated <math>V_{il}</math> and <math>V_{ih}</math> parameters and values in <a href="#">Table 7 on page 8</a> and note <a href="#">2</a>. below <a href="#">Table 7</a> (replaced <math>V_{CBOOTx}</math> by <math>V_{BOOTx}</math>).</p> <p>Updated <a href="#">Section 9 on page 13</a> (added <a href="#">Figure 9 on page 14</a>, minor modifications).</p> <p>Moved <a href="#">Table 9 on page 15</a> (moved from page 1 to page 15, updated/added titles).</p> <p>Minor modifications throughout document.</p>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved