
#### Internal Electrical Schematic – IRAM336-025SB



#### **Absolute Maximum Ratings (Continued)**

Absolute Maximum Ratings indicate substained limits beyond which damage to the device may occur. All voltage paramaters are absolute voltages referenced to  $V_{SS}$ .

V <sub>S1,2,3</sub>	High side floating supply offset voltage	V <sub>B1,2,3</sub> - 20	V <sub>B1,2,3</sub> +0.3	V	
V <sub>B1,2,3</sub>	High side floating supply voltage	-0.3	500	V	
V <sub>DD</sub>	Low Side and logic fixed supply voltage	-0.3	20	V	
$V_{IN}, V_{F/EN}, V_{ITRIP}$	Input voltage LIN, HIN, Fault/EN, $I_{\rm Trip}$	-0.3	Lower of $(V_{SS}+15V)$ or $V_{DD}+0.3V$	V	

#### **MOSFET Characteristics**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_B$ ) = 15V and  $T_A$  = 25°C unless otherwise specified. The  $V_{DD}$  parameter is referenced to  $V_{SS}$ .

Symbol	Parameter	Min	Тур	Мах	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	500			V	V <sub>IN</sub> =5V, I <sub>D</sub> =250µA
I <sub>DSS</sub>	Drain-to-Source Leakage Current		5	100	μA	V <sub>IN</sub> =5V, V <sup>+</sup> =500V
R <sub>DS(ON)</sub>	Drain-to-Source On Resistance		2.2	2.7	Ω	I <sub>D</sub> =1.0A, V <sub>DD</sub> =15V
			5.5			I <sub>D</sub> =1.0A, V <sub>DD</sub> =15V, T <sub>J</sub> =150°C
V <sub>FM</sub>	Diode Forward Voltage Drop		0.87	1.0	v	I <sub>F</sub> =1.0A
♥ FM	blode Forward Voltage brop		0.76		V	I <sub>F</sub> =1.0A, T <sub>J</sub> =150°C

#### **Recommended Operating Conditions**

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. All voltages are absolute referenced to  $V_{SS}$ . The  $V_S$  offset is tested with all supplies biased at 15V differential.

Symbol	Definition	Min	Тур	Max	Units
V <sup>+</sup>	Positive Bus Input Voltage			360	v
V <sub>B1,2,3</sub>	High side floating supply voltage	ing supply voltage $V_{S}$ +10 $V_{S}$ +15 $V_{S}$ +20			
V <sub>DD</sub>	Low side and logic fixed supply voltage	10	15	20	v
V <sub>ITRIP</sub>	I <sub>TRIP</sub> input voltage	V <sub>SS</sub>		V <sub>ss</sub> +5	v
$V_{IN}, V_{F/EN}, V_{ITRIP}$	Logic input voltage LIN, HIN, Fault/EN, I <sub>TRIP</sub> - Note 2	V <sub>SS</sub>		V <sub>SS</sub> +5	V
F <sub>p</sub>	Maximum PWM Carrier Frequency			20	KHz

Note 2: Logic operational for  $V_s$  from COM-5V to  $V_{SS}$ +500V. Logic state held for  $V_s$  from  $V_{SS}$ -5V to  $V_{SS}$ - $V_{BS}$ . (please refer to DT97-3 for more details).

#### Static Electrical Characteristics (T<sub>J</sub>= 25°C Unless Otherwise Specified)

 $V_{BIAS}$  ( $V_{DD}$ ,  $V_{BS1,2,3}$ )=15V, unless otherwise specified. The  $V_{IN}$  and  $I_{IN}$  parameters are referenced to  $V_{SS}$  and are applicable to all six channels (Static Electrical Characteristics are Based on Driver IC Data Sheet).

Symbol	Definition	Min	Тур	Max	Units
V <sub>EN,th+</sub>	Enable Positive going threshold			2.5	V
V <sub>EN,th</sub> -	Enable Negative going threshold	0.8			V
V <sub>DDUV+</sub> , V <sub>BSUV+</sub>	$V_{\text{DD}}$ and $V_{\text{BS}}$ supply undervoltage, Positive going threshold	8	8.9	9.8	V
V <sub>DDUV-</sub> , V <sub>BSUV-</sub>	$V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize BS}}$ supply undervoltage, Negative going threshold	7.4	8.2	9	V
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> supply current		70	120	μA
I <sub>QDD</sub>	Quiescent V <sub>DD</sub> supply current		3	4	mA
I <sub>LK</sub>	Offset Supply Leakage Current			50	μA
R <sub>B</sub>	Internal BS Diode $R_{ON}$ (see Integrated BS Functionality page 10)		200		Ω

#### Dynamic Electrical Characteristics (T<sub>J</sub>= 25°C Unless Otherwise Specified)


Symbol	Parameter	Min	Тур	Max	Units	Conditions
T <sub>ON</sub>	Input to Output propagation turn- on delay time (see fig.13a)		750		ns	I <sub>D</sub> =1.5A, V <sup>+</sup> =360V
T <sub>OFF</sub>	Input to Output propagation turn- off delay time (see fig. 13b)		920		ns	$1_{\rm D}$ - 1.5A, V - 500V


#### **Thermal and Mechanical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	Conditions
R <sub>th(J-C)</sub>	Thermal resistance, per FET		5.8	8.0	°C/W	Flat, Insulation Material.


#### **Internal NTC - Thermistor Characteristics**

Parameter	Definition	Min	Тур	Max	Units	Conditions
R <sub>25</sub>	Resistance	97	100	103	kΩ	$T_{C} = 25^{\circ}C$
R <sub>125</sub>	Resistance	2.25	2.52	2.8	kΩ	T <sub>C</sub> = 125°C
В	B-constant (25-50°C)	4208	4250	4293	k	$R_2 = R_1 e^{[B(1/T2 - 1/T1)]}$
Temperature Range		-40		125	°C	
Typ. Dissipation constant			1		mW/°C	$T_{C} = 25^{\circ}C$





Note 3: The shaded area indicates that both high-side and low-side switches are off and therefore the halfbridge output voltage would be determined by the direction of current flow in the load.







Figure 2.  $I_{TRIP}$  Timing Waveform

Note 4: The shaded area indicates that both high-side and low-side switches are off and therefore the halfbridge output voltage would be determined by the direction of current flow in the load.

FLT- EN	I <sub>TRIP</sub>	HIN1,2,3	LIN1,2,3	U,V,W
1	0	0	1	V <sup>+</sup>
1	0	1	0	0
1	0	1	1	Off
1	1	Х	Х	Off
0	Х	Х	Х	Off

#### **Input-Output Logic Level Table**



#### Typical Application Circuit – IRAM336-025SB

#### **Application Circuit Recommendation**

1. Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible to reduce ringing and EMI problems. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.

2. In order to provide good decoupling between VCC-VSS and Vb-Vs terminals, the capacitors shown connected between these terminals should be located very close to the module pins. Additional high frequency capacitors, typically  $0.1\mu$ F, are strongly recommended.

3. Value of the boot-strap capacitors depends upon the switching frequency. Their selection should be made based on IR design tip DN 98-2a or application note AN-1044 or Figure 12.

4. WARNING! Please note that after approx. 8ms the FAULT is automatically reset (see Dynamic Characteristics Table on page 5). PWM generator must be disabled within automatic reset time ( $T_{FLT-CLR}$ ) to guarantee shutdown of the system, over-current condition must be cleared before resuming operation.

5. The case of the module is connected to the negative DC Bus and is NOT Isolated. It is recommended to provide isolation material between case and heat sink to avoid electrical shock.

#### Module Pin-Out Description

Pin	Name	Description
1	TH	Temperature Feedback
2	V	Negative Bus Input Voltage
3	V <sup>+</sup>	Positive Bus Input Voltage
4	W,V <sub>S3</sub>	Output 3 - High Side Floating Supply Offset Voltage
5	V <sub>B3</sub>	High Side Floating Supply Voltage 3
6	V,V <sub>S2</sub>	Output 2 - High Side Floating Supply Offset Voltage
7	V <sub>B2</sub>	High Side Floating Supply voltage 2
8	U,V <sub>S1</sub>	Output 1 - High Side Floating Supply Offset Voltage
9	V <sub>B1</sub>	High Side Floating Supply voltage 1
10	I <sub>TRIP</sub>	Current Feedback & Shut-down Function
11	H <sub>IN1</sub>	Logic Input High Side Gate Driver - Phase 1
12	H <sub>IN2</sub>	Logic Input High Side Gate Driver - Phase 2
13	H <sub>IN3</sub>	Logic Input High Side Gate Driver - Phase 3
14	L <sub>IN1</sub>	Logic Input Low Side Gate Driver - Phase 1
15	L <sub>IN2</sub>	Logic Input Low Side Gate Driver - Phase 2
16	L <sub>IN3</sub>	Logic Input Low Side Gate Driver - Phase 3
17	FAULT/EN	Fault Indicator & Enable Function
18	V <sub>DD</sub>	+15V Main Supply
19	V <sub>SS</sub>	Negative Main Supply



19

#### **Integrated Bootstrap Functionality**

The internal Driver IC in the IRAM336-025SB embeds an integrated bootstrap FET that allows an alternative drive of the bootstrap supply for a wide range of applications.

There is one bootstrap FET for each channel and it is connected between each of the floating supply (VB1, VB2, VB3) and Vcc as shown in Figure 3.




Figure 3. Simplified BootFet Connection

The Bootstrap FET of each channel follows the state of the respective low side output stage (i.e., bootFet is ON when LO is high, it is OFF when LO is low), unless the  $V_B$  voltage is higher than approximately 1.1( $V_{cc}$ ). In that case the bootstrap FET stays off until the  $V_s$  voltage returns below that threshold (see Fig. 4).




Figure 4. State Diagram

Bootstrap FET is suitable for most PWM modulation schemes and can be used either in parallel with the external bootstrap network (diode+resistor) or as a replacement of it. The use of the integrated bootstrap as a replacement of the external bootstrap network may have some limitations in the following situations:

- When used in non-complementary PWM schemes (typically 6-step modulations).
- At a very high PWM duty cycle due to the bootstrap FET equivalent resistance (R<sub>BS</sub>, see page 5).

In these cases, better performances can be achieved by using an external bootstrap network.

International




Figure 5. Maximum Sinusoidal Phase Current vs. PWM Switching Frequency Sinusoidal Modulation,  $V^+$ =360V,  $T_J$ =150°C,  $F_{MOD}$ =50Hz, MI=0.8, PF=0.6




Figure 6. Maximum Sinusoidal Phase Current vs. Modulation Frequency Sinusoidal Modulation,  $V^+$ =360V,  $T_J$ =150°C, MI=0.8, PF=0.6






Figure 7. Total Power Losses vs. PWM Switching Frequency Sinusoidal Modulation, V<sup>+</sup>=360V,  $T_3$ =150°C, MI=0.8, PF=0.6




Figure 8. Total Power Losses vs. Output Phase Current Sinusoidal Modulation, V<sup>+</sup>=360V, T\_J=150°C, MI=0.8, PF=0.6

International




Figure 9. Maximum Allowable Case Temperature vs. Output RMS Current per Phase Sinusoidal Modulation,  $V^+$ =360V,  $T_J$ =150°C, MI=0.8, PF=0.6




Figure 10. Estimated Maximum MOSFET Junction Temperature vs. Thermistor Temperature Sinusoidal Modulation, V<sup>+</sup>=360V, T<sub>J</sub>=150°C, F<sub>PWM</sub>=20KHz, F<sub>MOD</sub>=50Hz, MI=0.8, PF=0.6

International

## IRAM336-025SB




Figure 11. Thermistor Readout vs. Temperature (12Kohm pull-up resistor, 5V) and Normal Thermistor Resistance values vs. Temperature Table.




Figure 12. Recommended Bootstrap Capacitor Value vs. Switching Frequency

## International




Figure 13a. Input to Output propagation turn-on delay time.




Figure 13c. Diode Reverse Recovery.




Figure 13b. Input to Output propagation turn-off delay time.

N

ю





Figure CT1. Switching Loss Circuit

# Package Outline IRAM336-025SB



Data and Specifications are subject to change without notice. For mounting instruction see AN-1049.

International **IGR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information 7/2007

www.irf.com

16