


HUF76633P3_F085

Data Sheet

April 2012

38A, 100V, 0.036 Ohm, N-Channel, Logic Level UltraFET® Power MOSFET

Packaging



Symbol





Features

- Ultra Low On-Resistance
 - $r_{DS(ON)} = 0.035\Omega$, $V_{GS} = 10V$
 - $r_{DS(ON)} = 0.036\Omega, V_{GS} = 5V$
- Simulation Models
 - Temperature Compensated PSPICE® and SABER™ Electrical Models
 - Spice and SABER Thermal Impedance Models
 - www.Fairchildsemi.com
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Switching Time vs R_{GS} Curves
- Qualified to AEC Q101
- RoHS Compliant

Ordering Information

PART NUMBER	PACKAGE	BRAND
HUF76633P3_F085	TO-220AB	76633P

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	Ratings	Units
Drain to Source Voltage (Note 1) V _{DSS}	100	V
Drain to Gate Voltage (R_{GS} = 20k Ω) (Note 1) V _{DGR}	100	V
Gate to Source VoltageV _{GS}	±16	V
Drain Current		
Continuous (T _C = 25 ^o C, V _{GS} = 5V)I _D	38	А
Continuous (T _C = 25° C, V _{GS} = 10V) (Figure 2) I _D	39	А
Continuous (T _C = 100° C, V _{GS} = 5V) I _D	27	А
Continuous (T _C = 100 ^o C, V _{GS} = 4.5V) (Figure 2)I _D	27	А
Pulsed Drain Current	Figure 4	
Pulsed Avalanche Rating UIS	Figures 6, 17, 18	
Power Dissipation	145	W
Derate Above 25 ^o C	0.97	W/ ^o C
Operating and Storage Temperature T _J , T _{STG}	-55 to 175	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	°C
Package Body for 10s, See Techbrief TB334	260	°C
NOTES:		

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Product reliability information can be found at http://www.fairchildsemi.com/products/discrete/reliability/index.html For severe environments, see our Automotive HUFA series.


All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

PARAMETER	SYMBOL	TEST C	ONDITIONS	MIN	TYP	MAX	UNITS
OFF STATE SPECIFICATIONS				1		1	
Drain to Source Breakdown Voltage	BV _{DSS}	$I_{D} = 250 \mu A, V_{GS} = 0V$ (Figure 12)	100	-	-	V
		$I_D = 250\mu A, V_{GS} = 0V, T_C = -40^{\circ}C$ (Figure 12)		90	-	-	V
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 95V, V _{GS} = 0V		-	-	1	μA
		$V_{DS} = 90V, V_{GS} = 0V, T_{C} = 150^{\circ}C$		-	-	250	μA
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 16V$		-	-	±100	nA
ON STATE SPECIFICATIONS					1	1	1
Gate to Source Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 250\mu A$ (Figure 11)		1	-	3	V
Drain to Source On Resistance	rDS(ON)	I _D = 39A, V _{GS} = 10V (F	igures 9, 10)	-	0.029	0.035	Ω
		I _D = 27A, V _{GS} = 5V (Figure 9)		-	0.030	0.036	Ω
		I _D = 27A, V _{GS} = 4.5V (Figure 9)		-	0.031	0.037	Ω
THERMAL SPECIFICATIONS	1	1		I		I.	1
Thermal Resistance Junction to Case	R _{0JC}	TO-220 and TO-263		-	-	1.03	°C/W
Thermal Resistance Junction to Ambient	R _{θJA}	-		-	-	62	°C/W
SWITCHING SPECIFICATIONS (V_{GS} :	= 4.5V)					1	4
Turn-On Time	ton	V _{DD} = 50V, I _D = 27A			-	185	ns
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = 4.5V, R_{GS} = 4.7\Omega$		-	12	-	ns
Rise Time	t _r	(Figures 15, 21, 22)	-	110	-	ns	
Turn-Off Delay Time	t _{d(OFF)}	-		-	43	-	ns
Fall Time	t _f			-	58	-	ns
Turn-Off Time	tOFF			-	-	150	ns
SWITCHING SPECIFICATIONS (V_{GS} :	= 10V)				1	1	1
Turn-On Time	t _{ON}	V _{DD} = 50V, I _D = 39A		-	-	95	ns
Turn-On Delay Time	t _{d(ON)}	[−] V _{GS} = 10V, - R _{GS} = 5.1Ω		-	7.5	-	ns
Rise Time	t _r	(Figures 16, 21, 22)		-	55	-	ns
Turn-Off Delay Time	td(OFF)			-	63	-	ns
Fall Time	t _f	_		-	83	-	ns
Turn-Off Time	tOFF	_		-	-	220	ns
GATE CHARGE SPECIFICATIONS					1	I.	1
Total Gate Charge	Q _{g(TOT)}		V _{DD} = 50V,	-	56	67	nC
Gate Charge at 5V	Q _{g(5)}	V C C = U V U D D V	$I_D = 27A$, $I_D = 1.0mA$	-	30	37	nC
Threshold Gate Charge	Q _{g(TH)}		$l_{\alpha}(\text{DEE}) = 1.0\text{mA}$	-	2	2.4	nC
Gate to Source Gate Charge	Q _{gs}	(190105 14, 19, 20)	-	6	-	nC	
Gate to Drain "Miller" Charge	Q _{gd}	1		-	15	-	nC
CAPACITANCE SPECIFICATIONS		1			1	I.	1
Input Capacitance	C _{ISS}	$V_{DS} = 25V, V_{GS} = 0V,$		-	1820	-	pF
Output Capacitance	C _{OSS}	f = 1MHz (Figure 13)		-	415	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	115	-	pF

Source to Drain Diode Specifications


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V _{SD}	I _{SD} = 27A	-	-	1.25	V
		I _{SD} = 13A	-	-	1.0	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 27A, dI_{SD}/dt = 100A/\mu s$	-	-	113	ns
Reverse Recovered Charge	Q _{RR}	I _{SD} = 27A, dI _{SD} /dt = 100A/μs	-	-	425	nC


Typical Performance Curves



TEMPERATURE










FIGURE 4. PEAK CURRENT CAPABILITY

HUF76633P3_F085 Rev. C1

Typical Performance Curves (Continued)




FIGURE 5. FORWARD BIAS SAFE OPERATING AREA




FIGURE 7. TRANSFER CHARACTERISTICS





FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT



NOTE: Refer to Fairchild Application Notes AN9321 and AN9322. FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING

CAPABILITY




FIGURE 8. SATURATION CHARACTERISTICS





FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves (Continued)








FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 15. SWITCHING TIME vs GATE RESISTANCE





FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE



NOTE: Refer to Fairchild Application Notes AN7254 and AN7260. FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 16. SWITCHING TIME vs GATE RESISTANCE

HUF76633P3_F085 Rev. C1

Downloaded from Arrow.com.

Test Circuits and Waveforms




FIGURE 17. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 21. SWITCHING TIME TEST CIRCUIT




FIGURE 18. UNCLAMPED ENERGY WAVEFORMS




FIGURE 20. GATE CHARGE WAVEFORMS





FIGURE 22. SWITCHING TIME WAVEFORM

HUF76633P3_F085 Rev. C1

PSPICE Electrical Model

.SUBCKT HUF76633 2 1 3 ; rev 10 September1999

CA 12 8 3.50e-9 CB 15 14 3.50e-9 CIN 6 8 1.70e-9



.ENDS

NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

SABER Electrical Model

REV 10 September 1999 template huf76633 n2,n1,n3 electrical n2,n1,n3 var i iscl d..model dbodymod = (is = 1.96e-12, cjo = 1.53e-9, tt = 7.41e-8, m = 0.50) d..model dbreakmod = () d..model dplcapmod = (cjo = 1.97e-9, is = 1e-30, m = 0.87) m..model mmedmod = (type=_n, vto = 1.73, kp = 2.8, is = 1e-30, tox = 1) m..model mstrongmod = (type=_n, vto = 2.04, kp = 80, is = 1e-30, tox = 1) m..model mweakmod = (type=_n, vto = 1.50, kp = 0.1, is = 1e-30, tox = 1) LDRAIN sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -6.00, voff = -1.50) DPLCAP 5 DRAIN sw_vcsp..model s1bmod = (ron =1e-5, roff = 0.1, von = -1.50, voff = -6.00) o 2 sw_vcsp...model s2amod = (ron = 1e-5, roff = 0.1, von = -0.50, voff = 0.0) 10 RLDRAIN sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0.0, voff = -0.50) RSLC1 RDBREAK 51 c.ca n12 n8 = 3.50e-9 RSLC2 ≥ 72 c.cb n15 n14 = 3.50e-9 RDBODY ISCL c.cin n6 n8 = 1.70e-9 DBREAK 50 d.dbody n7 n71 = model=dbodymod 71 d.dbreak n72 n11 = model=dbreakmod 6 8 ESG 11 d.dplcap n10 n5 = model=dplcapmod EVTHRES 16 21 19 8 MWEAK i.it n8 n17 = 1 4 LGATE EVTEMP DBODY RGATE GATE 6 EBREAK I.Idrain n2 n5 = 1e-9 MMED 1 C M 22 9 \sim 20 I.loate n1 n9 = 5.17e-9 I ← _ MSTR RLGATE l.lsource n3 n7 = 2.13e-9 LSOURCE CIN SOURCE 8 m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u 3 m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u RSOURCE m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u RLSOURCE S1A os2A res.rbreak n17 n18 = 1, tc1 = 9.74e-4, tc2 = -3.71e-7 RBREAK <u>13</u> 8 <u>14</u> 13 15 res.rdbody n71 n5 = 3.87e-3, tc1 = 9.93e-4, tc2 = 4.97e-6 17 18 res.rdbreak n72 n5 = 3.12e-1. tc1 = 1.07e-3. tc2 = 0 RVTEMP res.rdrain n50 n16 = 20.40e-3, tc1 = 9.71e-3, tc2 = 2.90e-5 o S2B S1B res.rgate n9 n20 = 2.15 13 СВ 19 CA res.rldrain n2 n5 = 10 IT (♠ 14 res.rlgate n1 n9 = 51.7 VBAT <u>6</u> 8 res.rlsource n3 n7 = 21.3 5 EGS EDS res.rslc1 n5 n51 = 1e-6, tc1 = 2.17e-3, tc2 = 1.27e-6 8 res.rslc2 n5 n50 = 1e3 22 res.rsource n8 n7 = 4.85e-3, tc1 = 1.00e-3, tc2 = 0 RVTHRES res.rvtemp n18 n19 = 1, tc1 = -1.52e-3, tc2 = 1.21e-7 res.rvthres n22 n8 = 1, tc1 = -2.08e-3, tc2 = -6.82e-6 spe.ebreak n11 n7 n17 n18 = 120.7 spe.eds n14 n8 n5 n8 = 1 spe.egs n13 n8 n6 n8 = 1 spe.esg n6 n10 n6 n8 = 1 spe.evtemp n20 n6 n18 n22 = 1 spe.evthres n6 n21 n19 n8 = 1 sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/79))** 3.5))

SPICE Thermal Model

REV 9 September1999

HUF76633T

CTHERM1 th 6 2.90e-3 CTHERM2 6 5 1.25e-2 CTHERM3 5 4 1.00e-2 CTHERM4 4 3 6.50e-3 CTHERM5 3 2 2.75e-2 CTHERM6 2 tl 12.55


RTHERM1 th 6 7.04e-3 RTHERM2 6 5 1.75e-2 RTHERM3 5 4 4.94e-2 RTHERM4 4 3 2.77e-1 RTHERM5 3 2 4.18e-1 RTHERM6 2 tl 5.54e-2

SABER Thermal Model

SABER thermal model HUF76633T

template thermal_model th tl thermal_c th, tl { ctherm.ctherm1 th 6 = 2.90e-3 ctherm.ctherm2 6 5 = 1.25e-2 ctherm.ctherm3 5 4 = 1.00e-2 ctherm.ctherm4 4 3 = 6.50e-3 ctherm.ctherm5 3 2 = 2.75e-2 ctherm.ctherm6 2 tl = 12.55 rtherm.rtherm1 th 6 = 7.04e-3 rtherm.rtherm2 6 5 = 1.75e-2

rtherm.rtherm2 6 5 = 1.75e-2rtherm.rtherm3 5 4 = 4.94e-2rtherm.rtherm4 4 3 = 2.77e-1rtherm.rtherm5 3 2 = 4.18e-1rtherm.rtherm6 2 tl = 5.54e-2





SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not

intended to be an exhaustive list of	all such trademarks.		
2Cool™	F-PFS™	PowerTrench [®]	The Power Franchise [®]
AccuPower™	FRFET®	PowerXS™	the ®
AX-CAP™*	Global Power Resource SM	Programmable Active Droop™	franchise TinyBoost™
BitSiC [®]	Green Bridge™	QFET®	franchise
Build it Now™	Green FPS™	QS™	TinyBuck™
CorePLUS™	Green FPS™ e-Series™	Quiet Series™	TinyCalc™
CorePOWER™	G <i>max</i> ™	RapidConfigure™	TinyLogic [®]
CROSSVOLT™	GTO™	M	TINYOPTO™
CTL™	IntelliMAX™		TinyPower™
Current Transfer Logic™	ISOPLANAR™	Saving our world, 1mW/W/kW at a time™	TinyPWM™
DEUXPEED®	Marking Small Speakers Sound Lou		TinyWire™
Dual Cool™	and Better™	SmartMax™	TranSiC [®]
EcoSPARK®	MegaBuck™	SMART START™	TriFault Detect™
EfficentMax™	MICROCOUPLER™	Solutions for Your Success™	TRUECURRENT®*
ESBC™	MicroFET™	SPM®	µSerDes™
R	MicroPak™	STEALTH™ STEALTH™	
*	MicroPak2™	SuperFET [®]	SerDes
Fairchild®	MillerDrive™	SuperSOT™-3	UHC®
Fairchild Semiconductor [®]	MotionMax™ Matian ODM™	SuperSOT™-6 SuperSOT™-8	Ultra FRFET™
FACT Quiet Series™	Motion-SPM™ mWSaver™	SupreMOS [®]	UniFET™
FACT®	OptoHiT™	Supremos* SyncFET™	VCX™
FAST®	OPTOLOGIC [®]	Sync-Lock™	VisualMax™
FastvCore™	OPTOPLANAR [®]		VoltagePlus™
FETBench™		SYSTEM ®*	XS™
FlashWriter [®] *	e e	GENERAL	
FPS™			

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- 1 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2 A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.