

ON Semiconductor®

FDS4559-F085

60V Complementary PowerTrench®MOSFET Features

General Description

This complementary MOSFET device is produced using ON Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

Applications

- DC/DC converter
- Power management
- · LCD backlight inverter



Q1: N-Channel


4.5 A, 60 V
$$R_{DS(on)} = 55 \ m\Omega \ @ \ V_{GS} = 10V$$


$$R_{DS(on)} = 75 \ m\Omega \ @ \ V_{GS} = 4.5V$$

• Q2: P-Channel

$$-3.5 \text{ A}, -60 \text{ V} \text{ R}_{DS(on)} = 105 \text{ m}\Omega \text{ @ V}_{GS} = -10 \text{V}$$

- $R_{DS(on)}$ = 135 m Ω @ V_{GS} = -4.5V
- Qualified to AEC Q101
- RoHS Compliant





Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		Q1	Q2	Units
V _{DSS}	Drain-Source Voltage		60	-60	V
V _{GSS}	Gate-Source Voltage		±20	±20	V
I _D	Drain Current - Continuous	(Note 1a)	4.5	-3.5	Α
	- Pulsed		20	-20	
P _D	Power Dissipation for Dual Operation		2	W	
	Power Dissipation for Single Operation	(Note 1a)	1.	.6	
	(Note 1b) 1.2		.2		
		(Note 1c)	:	2	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to	°C	

Thermal Characteristics

R _{θJA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
R _{θJC}	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDS4559	FDS4559-F085	13"	12mm	2500 units

Downloaded from Arrow.com.

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Drain-So	ource Avalanche Ratin	QS (Note 1)					
W _{DSS}	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 30 \text{ V}, \qquad I_{D} = 4.5 \text{ A}$	Q1			90	mJ
I _{AR}	Maximum Drain-Source Avalanche Current		Q1			4.5	А
Off Cha	racteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$ $V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	Q1 Q2	60 –60			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C I_D = -250 μ A, Referenced to 25°C	Q1 Q2		58 –49		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 48 V, V _{GS} = 0 V V _{DS} = -48 V, V _{GS} = 0 V	Q1 Q2			1 –1	μА
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	Q1 Q2			<u>+</u> 100 +100	nA
On Cha	racteristics (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$ $V_{DS} = V_{GS}, I_D = -250 \mu A$	Q1 Q2	1 –1	2.2 -1.6	3 -3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μA, Referenced to 25°C I_D = -250 μA, Referenced to 25°C	Q1 Q2		-5.5 4	_	mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 4.5 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 4.5 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, I_D = 4 \text{ A}$ $V_{GS} = -10 \text{ V}, I_D = -3.5 \text{ A}$	Q1		42 72 55	55 94 75	mΩ
		$V_{GS} = -10 \text{ V}, I_D = -3.5 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = -4.5 \text{ V}, I_D = -3.1 \text{ A}$	Q2		82 130 105	105 190 135	
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$ $V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$	Q1 Q2	20 –20			A
g fs	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_{D} = 4.5 \text{ A}$ $V_{DS} = -5 \text{ V}, I_{D} = -3 \text{ 5 A}$	Q1 Q2		14 9		S
Dynami	c Characteristics						
C _{iss}	Input Capacitance	Q1 $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$	Q1 Q2		650 759		pF
Coss	Output Capacitance	f = 1.0 MHz Q2	Q1 Q2		80 90		pF
C _{rss}	Reverse Transfer Capacitance	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz	Q1 Q2		35 39		pF
Seeda a la la c	w Characteristics						
	g Characteristics (Note : Turn-On Delay Time	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Q1		11 7	20 14	ns
	Turn-On Rise Time	$V_{\text{DD}} = 30 \text{ V}, I_{\text{D}} = 1 \text{ A},$ $V_{\text{GS}} = 10 \text{V}, R_{\text{GEN}} = 6 \Omega$	Q2 Q1		8	18	ns
d(off)	Turn-Off Delay Time	Q2 $V_{DD} = -30 \text{ V}, I_D = -1 \text{ A},$	Q2 Q1		10 19 19	35 34	ns
-	Turn-Off Fall Time	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$	Q2 Q1		6	34 15 22	ns
Q _g	Total Gate Charge	Q1 V _{DS} = 30 V, I _D = 4.5 A, V _{GS} = 10 V	Q2 Q1 Q2		12 12.5 15	18 21	nC
Q _{gs}	Gate-Source Charge	Q2	Q1 Q2		2.4 2.5	۷۱	nC
Q _{gd}	Gate-Drain Charge	$V_{DS} = -30 \text{ V}, I_D = -3.5 \text{ A}, V_{GS} = -10 \text{ V}$	Q1 Q2		2.5 2.6 3.0		nC


www.onsemi.com

Electrical Characteristics (continued) T_A = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units		
Drain-Source Diode Characteristics and Maximum Ratings									
Is	Maximum Continuous Drain-Source Diode Forward Current		Q1 Q2			1.3	Α		
						-1.3			
V_{SD}	Drain-Source Diode Forward	$V_{GS} = 0 \text{ V}, I_S = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, I_S = -1.3 \text{ A} \text{ (Note 2)}$	Q1		0.8	1.2	V		
	Voltage	$V_{GS} = 0 \text{ V}, I_{S} = -1.3 \text{ A}$ (Note 2)	Q2		-0.8	-1.2			

Notes:

1. R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 78°C/W when mounted on a 0.5 in² pad of 2 oz copper



b) 125°C/W when mounted on a .02 in² pad of 2 oz copper



c) 135°C/W when mounted on a

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < $300\mu s$, Duty Cycle < 2.0%




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.




Figure 7. Gate Charge Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 8. Capacitance Characteristics.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation with Temperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.








Figure 17. Gate Charge Characteristics.








Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Phone: 421 33 790 2910 **Japan Customer Focus Center**Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative