

Figure 1.8XC196KB Block Diagram



#### PROCESS INFORMATION

This device is manufactured on P629.0 and 629.1, a CHMOS III-E process. Additional process and reliability information is available in the *Intel* <sup>®</sup> *Quality System Handbook:* 

http://developer.intel.com/design/quality/quality.htm




Figure 2. The 8XC196KB Nomenclature

**Table 1. Thermal Characteristics** 

Package Type	θ ja	<sup>θ</sup> jc
PLCC	35°C/W	13°C/W
QFP	70°C/W	4°C/W

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.

Table 2. 8XC196KB Memory Map

Description	Address
External Memory or I/O	0FFFFH 04000H
Internal ROM/EPROM or External Memory (Determined by EA)	3FFFH 2080H
Reserved. Must contain FFH. (Note 5)	207FH 2040H
Upper Interrupt Vectors	203FH 2030H
ROM/EPROM Security Key	202FH 2020H
Reserved. Must contain FFH. (Note 5)	201FH 201AH
Reserved. Must Contain 20H. (Note 5)	2019H
ССВ	2018H
Reserved. Must contain FFH. (Note 5)	2017H 2014H
Lower Interrupt Vectors	2013H 2000H
Port 3 and Port 4	1FFFH 1FFEH
External Memory	1FFDH 0100H
232 Bytes Register RAM (Note 1)	00FFH 0018H
CPU SFR's (Notes 1, 3)	0017H 0000H

#### NOTES:

- 1. Code executed in locations 0000H to 00FFH will be forced external.
- 2. Reserved memory locations must contain 0FFH unless noted
- 3. Reserved SFR bit locations must contain 0.
- 4. Refer to 8XC196KB quick reference for SFR descriptions.
- WARNING: Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.






Figure 3. 68-Pin Package (PLCC Top View)

#### NOTE

The above pin out diagram applies to the OTP (87C196KB) device. The OTP device uses all of the programming pins shown above. The ROM (83C196KB) device only uses programming pins: AINC, PALE, PMODE.n, and PROG. The ROMless (80C196KB) doesn't use any of the programming pins.






Figure 4. 80-Pin QFP Package

#### NOTE:

The above pin out diagram applies to the OTP (87C196KB) device. The OTP device uses all of the programming pins shown above. The ROM (83C196KB) device only uses programming pins: AINC, PALE, PMODE.n, and PROG. The ROMless (80C196KB) doesn't use any of the programming pins.



### **PIN DESCRIPTIONS**

Symbol	Name and Function
V <sub>CC</sub>	Main supply voltage (5V).
V <sub>SS</sub>	Digital circuit ground (0V). There are multiple V <sub>SS</sub> pins, all of them must be connected.
V <sub>REF</sub>	Reference voltage for the A/D converter (5V). V <sub>REF</sub> is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as $V_{SS}$ . Connect $V_{SS}$ and ANGND at chip to avoid noise problems.
$V_{PP}$	Programming voltage. Also timing pin for the return from power down circuit.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is ½ the oscillator frequency. It has a 50% duty cycle.
RESET	Reset input to and open-drain output from the chip. Input low for at least 4 state times to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time RESET sequence.
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch and output low indicates a data fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses.
ĒĀ	Input for memory select (External Access). $\overline{EA}$ equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/OTPR OM. $\overline{EA}$ equal to a TTL-low causes accesses to these locations to be directed to off-chip memory.
ALE/ĀDV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is $\overline{ADV}$ , it goes inactive high at the end of the bus cycle. ALE/ $\overline{ADV}$ is activated only during external memory accesses.
RD	Read signal output to external memory. $\overline{\text{RD}}$ is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being addressed. BHE/WRH is activated only during external memory writes.
READY	Ready input to lengthen external memory cycles. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle (held not ready) is available in the CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.



## PIN DESCRIPTIONS (Continued)

Symbol	Name and Function	
Port 0	8-bit high impedance input-only port. Three pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.	
Port 1	8-bit quasi-bidirectional I/O port. These pins are shared with $\overline{\text{HOLD}}$ , $\overline{\text{HLDA}}$ and $\overline{\text{BREQ}}$ .	
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 87C196KB. Pins P2.6 and P2.7 are quasi-bidirectional.	
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus, which has strong internal pullups.	
HOLD	Bus Hold input requesting control of the bus. Enabled by setting WSR.7.	
HLDA	Bus Hold acknowledge output indicating release of the bus. Enabled by setting WSR.7.	
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle. Enabled by setting WSR.7.	
TxD	The TxD pin is used for serial port transmission in Modes 1, 2 and 3. In Mode 0 the pin is used as the serial clock output.	
RxD	Serial Port Receive pin used for serial port reception. In Mode 0 the pin functions as input or output data.	
EXTINT	A rising edge on the EXTINT pin will generate an external interrupt.	
T2CLK	The T2CLK pin is the Timer2 clock input or the serial port baud rate generator input.	
T2RST	A rising edge on the T2RST pin will reset Timer2.	
PWM	The pulse width modulator output.	
T2UP-DN	The T2UPDN pin controls the direction of Timer2 as an up or down counter.	
T2CAPTURE	A rising edge on P2.7 will capture the value of Timer2 in the T2CAPTURE register.	
PMODE	Programming Mode Select. Determines the EPROM programming algorithm that is performed. PMODE is sampled after a chip reset and should be static while the part is operating.	
SID	Slave ID Number. Used to assign each slave a pin of Port 3 or 4 to use for passing programming verification acknowledgement.	
PALE	Programming ALE Input. Accepted by the 87C196KB when it is in Slave Programming Mode. Used to indicate that Ports 3 and 4 contain a command/address.	
PROG	Programming. Falling edge indicates valid data on PBUS and the beginning of programming. Rising edge indicates end of programming.	
PACT	Programming Active. Used in the Auto Programming Mode to indicate when programming activity is complete.	
PVAL	Program Valid. This signal indicates the success or failure of programming in the Auto Programming Mode. A zero indicates successful programming.	
PVER	Program Verification. Used in Slave Programming and Auto CLB Programming Modes. Signal is low after rising edge of PROG if the programming was not successful.	
AINC	Auto Increment. Active low signal indicates that the auto increment mode is enabled. Auto Increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.	
Ports 3 and 4 (Programming Mode)	Address/Command/Data Bus. Used to pass commands, addresses, and data to and from slave mode 87C196KBs. Used by chips in Auto Programming Mode to pass command, addresses and data to slaves. Also used in the Auto Programming Mode as a regular system bus to access external memory. Should have pullups to $V_{CC}$ when used in slave programming mode.	



# ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias	- 55°C to + 125°C
Storage Temperature	
Voltage On Any Pin to V <sub>SS</sub>	0.5V to +7.0V
Power Dissipation(1)	···1.5W

NOTE:

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

#### **OPERATING CONDITIONS**

(All characteristics in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	ol Description		Max	Units
T <sub>A</sub>	Ambient Temperature Under Bias	0	+70	°C
V <sub>CC</sub>	Digital Supply Voltage	4.50	5.50	V
V <sub>REF</sub>	Analog Supply Voltage	4.50	5.50	V
Fosc	Oscillator Frequency 12 MHz	3.5	12	MHz
Fosc	Oscillator Frequency 16 MHz	3.5	16	MHz

#### NOTE

ANGND and  $V_{SS}$  should be nominally at the same potential.

#### DC CHARACTERISTICS

Symbol	Description	Min	Max	Units	Test Conditions
V <sub>IL</sub>	Input Low Voltage	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage (All Pins except XTAL1 and RESET)	$0.2V_{\rm CC} + 0.9$	V <sub>CC</sub> + 0.5	V	
V <sub>IH1</sub>	Input High Voltage on XTAL 1	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	
V <sub>IH2</sub>	Input High Voltage on RESET	2.6	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage		0.3 0.45 1.5	V V	$\begin{array}{l} I_{OL} = 200~\mu\text{A} \\ I_{OL} = 3.2~\text{mA} \\ I_{OL} = 7~\text{mA} \end{array}$
V <sub>OH</sub>	Output High Voltage (Standard Outputs) <sup>(2)</sup>	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$		V V	$\begin{array}{l} I_{OH} = -200~\mu\text{A} \\ I_{OH} = -3.2~\text{mA} \\ I_{OH} = -7~\text{mA} \end{array}$
V <sub>OH1</sub>	Output High Voltage (Quasi-bidirectional Outputs)(1)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$		V V	$I_{OH} = -10 \mu A$ $I_{OH} = -30 \mu A$ $I_{OH} = -60 \mu A$
ILI	Input Leakage Current (Std. Inputs) <sup>(3)</sup>		±10	μΑ	$0 < V_{\text{IN}} < V_{\text{CC}} - 0.3V$
I <sub>LI1</sub>	Input Leakage Current (Port 0)		+3	μΑ	0 < V <sub>IN</sub> < V <sub>REF</sub>
I <sub>TL</sub>	1 to 0 Transition Current (QBD Pins) <sup>(1)</sup>		-800	μΑ	$V_{IN} = 2.0V$
I <sub>IL</sub>	Logical 0 Input Current (QBD Pins)(1)		-50	μΑ	$V_{IN} = 0.45V$

<sup>1.</sup> Power dissipation is based on package heat transfer limitations, not device power consumption.

<sup>\*</sup>WARNING: Stressing the device beyond the ``Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the ``Operating Conditions" is not recommended and extended exposure beyond the ``Operating Conditions'' may affect device reliability.



#### DC CHARACTERISTICS (Continued)

Symbol	Description	Min	<b>Typ</b> (7)	Max	Units	Test Conditions
I <sub>IL1</sub>	Logical 0 Input Current in Reset BHE, WR, P2.0			-850	μΑ	$V_{IN} = 0.45V$
I <sub>IL2</sub>	Logical 0 Input Current in Reset ALE, RD, INST			-7	mA	$V_{IN} = 0.45V$
I <sub>IH1</sub>	Logical 1 Input Current on NMI Pin			100	μΑ	$V_{IN} = 2.0V$
Hyst.	Hysteresis on RESET Pin	300			mV	
I <sub>CC</sub>	Active Mode Current in Reset		50	60	mA	XTAL1 = 16 MHz
I <sub>REF</sub>	A/D Converter Reference Current		2	5	mA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
I <sub>IDLE</sub>	Idle Mode Current		10	25	mA	
I <sub>PD</sub>	Powerdown Mode Current		5	30	μΑ	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R <sub>RST</sub>	Reset Pullup Resistor	6K		50K	Ω	
C <sub>S</sub>	Pin Capacitance (Any Pin to V <sub>SS</sub> )			10	pF	F <sub>TEST</sub> = 1.0 MHz

#### NOTES: (Notes apply to all specifications)

- 1. QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.
  2. Standard Outputs include AD0±15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V<sub>OH</sub> specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.
  3. Standard Inputs include HSI pins, EA, READY, BUSWIDTH, NMI, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/
- P2.4.
- 4. Maximum current per pin must be externally limited to the following values if  $V_{OL}$  is held above 0.45V or  $V_{OH}$  is held below  $V_{CC}-0.7V$ :  $I_{OL}$  on Output pins: 10 mA

I<sub>OH</sub> on quasi-bidirectional pins: self limiting

IOH on Standard Output pins: 10 mA

- 5. Maximum current per bus pin (data and control) during normal operation is  $\pm 3.2$  mA.
- 6. During normal (non-transient) conditions the following total current limits apply:

Port 1, P2.6 I<sub>OL</sub>: 29 mA IOH is self limiting HSO, P2.0, RXD, RESET P2.5, P2.7, WR, BHE I<sub>OL</sub>: 29 mA I<sub>OH</sub>: 26 mA I<sub>OL</sub>: 13 mA I<sub>OH</sub>: 11 mA AD0±AD15 I<sub>OL</sub>: 52 mA I<sub>OH</sub>: 52 mA

RD, ALE, INST±CLKOUT I<sub>OL</sub>: 13 mA I<sub>OH</sub>: 13 mA

7. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and  $V_{REF} = V_{CC} = 5V$ .




Figure 6. I<sub>CC</sub> and I<sub>IDLE</sub> vs Frequency



### **AC CHARACTERISTICS**

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns,  $F_{OSC}$  = 12/16 MHz

#### The system must meet these specifications to work with the 87C196KB:

Symbol	Description	Min	Max	Units	Notes
T <sub>AVYV</sub>	Address Valid to READY Setup		2 T <sub>OSC</sub> - 75	ns	
T <sub>YLYH</sub>	NonREADY Time	No up	per limit	ns	
T <sub>CLYX</sub>	READY Hold after CLKOUT Low	0	T <sub>OSC</sub> - 30	ns	(Note 1)
T <sub>LLYX</sub>	READY Hold after ALE Low	T <sub>OSC</sub> - 15	2 T <sub>OSC</sub> - 40	ns	(Note 1)
T <sub>AVGV</sub>	Address Valid to Buswidth Setup		2 T <sub>OSC</sub> - 75	ns	
T <sub>CLGX</sub>	Buswidth Hold after CLKOUT Low	0		ns	
T <sub>AVDV</sub>	Address Valid to Input Data Valid		3 T <sub>OSC</sub> - 55	ns	(Note 2)
$T_{RLDV}$	RD Active to Input Data Valid		T <sub>OSC</sub> - 23	ns	(Note 2)
T <sub>CLDV</sub>	CLKOUT Low to Input Data Valid		T <sub>OSC</sub> - 50	ns	
T <sub>RHDZ</sub>	End of RD to Input Data Float		T <sub>OSC</sub> - 20	ns	
T <sub>RXDX</sub>	Data Hold after RD Inactive	0		ns	

#### NOTES:

- 1. If max is exceeded, additional wait states will occur. 2. When using wait states, add 2  $T_{OSC} \times n$  where n=n number of wait states.



 $\begin{array}{lll} \textbf{AC CHARACTERISTICS} \text{ (Continued)} \\ \textbf{Test Conditions: Capacitive load on all pins} &= 100 \text{ pF}, \text{ Rise and fall times} &= 10 \text{ ns}, \text{ F}_{OSC} &= 12/16 \text{ MHz} \\ \end{array}$ 


#### The 87C196KB will meet these specifications:

Symbol	Description	Min	Max	Units	Notes
F <sub>XTAL</sub>	Frequency on XTAL1 12 MHz	3.5	12.0	MHz	(Note 2)
F <sub>XTAL</sub>	Frequency on XTAL1 16 MHz	3.5	16.0	MHz	(Note 2)
Tosc	1/F <sub>XTAL</sub> 12 MHz	83.3	286	ns	
Tosc	1/F <sub>XTAL</sub> 16 MHz	62.5	286	ns	
T <sub>XHCH</sub>	XTAL1 High to CLKOUT High or Low	+20	+110	ns	
$T_{CLCL}$	CLKOUT Cycle Time	2 T	OSC	ns	
T <sub>CHCL</sub>	CLKOUT High Period	T <sub>OSC</sub> - 10	T <sub>OSC</sub> +10	ns	
T <sub>CLLH</sub>	CLKOUT Falling Edge to ALE Rising	-10	+10	ns	
T <sub>LLCH</sub>	ALE Falling Edge to CLKOUT Rising	<b>-15</b>	+ 15	ns	
T <sub>LHLH</sub>	ALE Cycle Time	4 T	OSC	ns	(Note 3)
T <sub>LHLL</sub>	ALE High Period	T <sub>OSC</sub> - 10	T <sub>OSC</sub> +10	ns	
T <sub>AVLL</sub>	Address Setup to ALE Falling Edge	T <sub>OSC</sub> - 20		ns	
T <sub>LLAX</sub>	Address Hold after ALE Falling Edge	T <sub>OSC</sub> - 40		ns	
T <sub>LLRL</sub>	ALE Falling Edge to RD Falling Edge	T <sub>OSC</sub> - 35		ns	
T <sub>RLCL</sub>	RD Low to CLKOUT Falling Edge	+4	+ 25	ns	
T <sub>RLRH</sub>	RD Low Period	T <sub>OSC</sub> -5	T <sub>OSC</sub> + 25	ns	(Note 3)
T <sub>RHLH</sub>	RD Rising Edge to ALE Rising Edge	T <sub>OSC</sub>	T <sub>OSC</sub> + 25	ns	(Note 1)
T <sub>RLAZ</sub>	RD Low to Address Float		+5	ns	
$T_{LLWL}$	ALE Falling Edge to WR Falling Edge	T <sub>OSC</sub> - 10		ns	
T <sub>CLWL</sub>	CLKOUT Low to WR Falling Edge	0	+ 25	ns	
T <sub>QVWH</sub>	Data Stable to WR Rising Edge	T <sub>OSC</sub> - 23		ns	(Note 3)
$T_{CHWH}$	CLKOUT High to WR Rising Edge	-5	+ 15	ns	
$T_{WLWH}$	WR Low Period	T <sub>OSC</sub> - 15	T <sub>OSC</sub> + 5	ns	(Note 3)
T <sub>WHQX</sub>	Data Hold after WR Rising Edge	T <sub>OSC</sub> - 15		ns	
T <sub>WHLH</sub>	WR Rising Edge to ALE Rising Edge	T <sub>OSC</sub> - 15	T <sub>OSC</sub> + 10	ns	(Note 1)
T <sub>WHBX</sub>	BHE, INST HOLD after WR Rising Edge	T <sub>OSC</sub> - 15		ns	
T <sub>RHBX</sub>	BHE, INST HOLD after RD Rising Edge	T <sub>OSC</sub> - 10		ns	
T <sub>WHAX</sub>	AD8±15 hold after WR Rising Edge	T <sub>OSC</sub> - 30		ns	
T <sub>RHAX</sub>	AD8±15 hold after RD Rising Edge	T <sub>OSC</sub> - 25		ns	

- Assuming back-to-back bus cycles.
   Testing performed at 3.5 MHz, however, the device is static by design and will typically operate below 1 Hz.
   When using wait states, all 2 T<sub>OSC</sub>+ n where n = number of wait states.




**System Bus Timings** 






## **READY Timings (One Wait State)**



### **Buswidth Bus Timings**






## HOLD/HLDA Timings

Symbol	Description	Min	Max	Units	Notes
T <sub>HVCH</sub>	HOLD Setup	55		ns	(Note 1)
T <sub>CLHAL</sub>	CLKOUT Low to HLDA Low		15	ns	
T <sub>CLBRL</sub>	CLKOUT Low to BREQ Low		15	ns	
T <sub>HALAZ</sub>	HLDA Low to Address Float		10	ns	
T <sub>HALBZ</sub>	HLDA Low to BHE, INST, RD, WR Float		10	ns	
T <sub>CLHAH</sub>	CLKOUT Low to HLDA High	-15	15	ns	
T <sub>CLBRH</sub>	CLKOUT Low to BREQ High	-15	15	ns	
T <sub>HAHAX</sub>	HLDA High to Address No Longer Float	-15		ns	
T <sub>HAHAV</sub>	HLDA High to Address Valid	0		ns	
T <sub>HAHBX</sub>	HLDA High to BHE, INST, RD, WR No Longer Float	-20		ns	
T <sub>HAHBV</sub>	HLDA High to BHE, INST, RD, WR Valid	0		ns	
T <sub>CLLH</sub>	CLKOUT Low to ALE High	-5	15	ns	

**NOTE**:
1. To guarantee recognition at next clock.

### **Maximum Hold Latency**

Bus Cycle Type	Latency
Internal Access	1.5 States
16-Bit External Execution	2.5 States
8-Bit External	4.5 States






#### **EXTERNAL CLOCK DRIVE**


Symbol	Parameter	Min	Max	Units
1/T XLXL	Oscillator Frequency 12 MHz	3.5	12.0	MHz
1/T XLXL	Oscillator Frequency 16 MHz	3.5	16	MHz
$T_{XLXL}$	Oscillator Period 12 MHz	83.3	286	ns
$T_{XLXL}$	Oscillator Period 16 MHz	62.5	286	ns
$T_{XHXX}$	High Time	21.25		ns
$T_{XLXX}$	Low Time	21.25		ns
$T_{XLXH}$	Rise Time		10	ns
T <sub>XHXL</sub>	Fall Time		10	ns

#### **EXTERNAL CLOCK DRIVE WAVEFORMS**



An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the  $V_{IL}$  and  $V_{IH}$  specifications, the capacitance will not exceed 20 pF.


#### **EXTERNAL CRYSTAL CONNECTIONS**




#### NOTE:

Keep oscillator components close to chip and use short, direct traces to XTAL1, XTAL2 and V<sub>SS</sub>. When using crystals, C1 = 20 pF, C2 = 20 pF. When using ceramic resonators, consult manufacturer for recommended circuitry.

#### **EXTERNAL CLOCK CONNECTIONS**




#### AC TESTING INPUT, OUTPUT WAVEFORMS



AC Testing inputs are driven at 2.4V for a Logic ``1" and 0.45V for a Logic ``0" Timing measurements are made at 2.0V for a Logic ``1" and 0.8V for a Logic ``0".

#### FLOAT WAVEFORMS



For Timing Purposes a Port Pin is no Longer Floating when a 200 mV change from Load Voltage Occurs and Begins to Float when a 200 mV change from the Loaded V $_{\rm OH}$ /V $_{\rm OL}$  Level occurs; I $_{\rm OL}$ /I $_{\rm OH}$  =  $\pm$ 15 mA.



#### **EXPLANATION OF AC SYMBOLS**

Each symbol is two pairs of letters prefixed by ``T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

#### Conditions:

#### Signals:

H - High A - Address G - Buswidth R - RD

L - Low B - BHE H - HOLD W - WR/WRH/WRL

Z - Floating D - DATA IN Q - DATA OUT


#### AC CHARACTERISTICS-SERIAL PORT-SHIFT REGISTER MODE

#### SERIAL PORT TIMING-SHIFT REGISTER MODE (MODE 0)

Symbol	Parameter	Min	Max	Units
T <sub>XLXL</sub>	Serial Port Clock Period (BRR ≥ 8002H)	6 T <sub>OSC</sub>		ns
T <sub>XLXH</sub>	Serial Port Clock Falling Edge to Rising Edge (BRR $\geq$ 8002H)	4 T <sub>OSC</sub> - 50	4 T <sub>OSC</sub> + 50	ns
T <sub>XLXL</sub>	Serial Port Clock Period (BRR = 8001H)	4 T <sub>OSC</sub>		ns
T <sub>XLXH</sub>	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	2 T <sub>OSC</sub> - 50	2 T <sub>OSC</sub> + 50	ns
T <sub>QVXH</sub>	Output Data Setup to Clock Rising Edge	2 T <sub>OSC</sub> -50		ns
T <sub>XHQX</sub>	Output Data Hold after Clock Rising Edge	2 T <sub>OSC</sub> -50		ns
T <sub>XHQV</sub>	Next Output Data Valid after Clock Rising Edge		2 T <sub>OSC</sub> +50	ns
T <sub>DVXH</sub>	Input Data Setup to Clock Rising Edge	T <sub>OSC</sub> +50		ns
T <sub>XHDX</sub>	Input Data Hold after Clock Rising Edge	0		ns
T <sub>XHQZ</sub>	Last Clock Rising to Output Float		2 T <sub>OSC</sub>	ns

#### WAVEFORM-SERIAL PORT-SHIFT REGISTER MODE

#### SERIAL PORT WAVEFORM-SHIFT REGISTER MODE (MODE 0)





#### 10-BIT A/D CHARACTERISTICS

At a clock speed of 6 MHz or less, the clock prescaler should be disabled. This is accomplished by setting IOC2.4 = 1.

At higher frequencies (greater than 6 MHz) the clock prescaler should be enabled (IOC2.4 = 0) to allow the comparator to settle.

The table below shows two different clock speeds and their corresponding A/D conversion and sample State times are calculated as follows:

state time = 
$$\frac{2}{XTAL1}$$

The converter is ratiometric, so the absolute accuracy is directly dependent on the accuracy and stability of V<sub>REF</sub>. V<sub>REF</sub> must be close to V<sub>CC</sub> since it supplies both the resistor ladder and the digital section of the converter.

See the MCS-96 A/D Converter Quick Reference for definition of A/D terms.

#### **Example Sample and Conversion Times**

A/D Clock Prescaler	Clock Speed (MHz)	Sample Time (States)	Sample Time at Clock Speed (μs)	Conversion Time (States)	Conversion Time at Clock Speed (μs)
$IOC2.4 = 0 \rightarrow ON$	16	15	1.875	156.5	19.6
IOC2.4 = 1 → OFF	6	8	2.667	89.5	29.8

#### A/D CONVERTER SPECIFICATIONS

Parameter	Typical(1)	Minimum	Maximum	Units *	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	±3	LSBs	
Full Scale Error	0.25 ±0.50			LSBs	
Zero Offset Error	0.25 ±0.50			LSBs	
Non-Linearity Error	1.5 ±2.5	0	±3	LSBs	
Differential Non-Linearity Error		>-1	+2	LSBs	
Channel-to-Channel Matching	±0.1	0	±1	LSBs	
Repeatability	±0.25			LSBs	
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009			LSB/°C LSB/°C LSB/°C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
V <sub>CC</sub> Power Supply Rejection	-60			dB	2
Input Series Resistance		750	1.2K	Ω	4
DC Input Leakage		0	±3.0	μΑ	
Sampling Capacitor	3			pF	

- \*An ``LSB", as used here, has a value of approximately 5 mV.

  1. Typical values are expected for most devices at 25°C.
- 2. DC to 100 KHz.
- ${\it 3. Multiplexer Break-Before-Make Guaranteed}.$
- 4. Resistance from device pin, through internal MUX, to sample capacitor.



#### **OTPROM SPECIFICATIONS**

#### **OTPROM PROGRAMMING OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Units
T <sub>A</sub>	Ambient Temperature During Programming	20	30	С
V <sub>CC</sub> , V <sub>PD</sub> , V <sub>REF</sub> <sup>(1)</sup>	Supply Voltages During Programming	4.5	5.5	٧
V <sub>EA</sub>	Programming Mode Supply Voltage	12.50	13.0	V(2)
V <sub>PP</sub>	EPROM Programming Supply Voltage	12.50	13.0	V(2)
V <sub>SS</sub> , ANGND(3)	Digital and Analog Ground	0	0	V
Fosc	Oscillator Frequency 12 MHz	6.0	12.0	MHz
Fosc	Oscillator Frequency 16 MHz	6.0	16.0	MHz

1. V<sub>CC</sub>, V<sub>PD</sub> and V<sub>REF</sub> should nominally be at the same voltage during programming.
2. V<sub>EA</sub> and V<sub>PP</sub> must never exceed the maximum voltage for any amount of time or the device may be damaged.
3. V<sub>SS</sub> and ANGND should nominally be at the same voltage (0V) during programming.

### AC OTPROM PROGRAMMING CHARACTERISTICS

Symbol	Description	Min	Max	Units
T <sub>SHLL</sub>	Reset High to First PALE Low	1100		T <sub>OSC</sub>
T <sub>LLLH</sub>	PALE Pulse Width	40		Tosc
T <sub>AVLL</sub>	Address Setup Time	0		T <sub>OSC</sub>
T <sub>LLAX</sub>	Address Hold Time	50		T <sub>OSC</sub>
T <sub>LLVL</sub>	PALE Low to PVER Low		60	T <sub>OSC</sub>
T <sub>PLDV</sub>	PROG Low to Word Dump Valid		50	Tosc
T <sub>PHDX</sub>	Word Dump Data Hold		50	Tosc
T <sub>DVPL</sub>	Data Setup Time	0		Tosc
T <sub>PLDX</sub>	Data Hold Time	50		T <sub>OSC</sub>
T <sub>PLPH</sub>	PROG Pulse Width	40		Tosc
T <sub>PHLL</sub>	PROG High to Next PALE Low	120		Tosc
T <sub>LHPL</sub>	PALE High to PROG Low	220		Tosc
T <sub>PHPL</sub>	PROG High to Next PROG Low	120		Tosc
T <sub>PHIL</sub>	PROG High to AINC Low	0		Tosc
T <sub>ILIH</sub>	AINC Pulse Width	40		T <sub>OSC</sub>
T <sub>ILVH</sub>	PVER Hold after AINC Low	50		T <sub>OSC</sub>
T <sub>ILPL</sub>	AINC Low to PROG Low	170		Tosc
T <sub>PHVL</sub>	PROG High to PVER Low		90	T <sub>OSC</sub>



#### DC OTPROM PROGRAMMING CHARACTERISTICS


Symbol	Description	Min	Max	Units
I <sub>PP</sub>	V <sub>PP</sub> Supply Current (When Programming)		100	mA

#### NOTE:


Do not apply  $V_{PP}$  until  $V_{CC}$  is stable and within specifications and the oscillator/clock has stabilized or the device may be damaged.

### **OTPROM PROGRAMMING WAVEFORMS**

#### SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE




#### SLAVE PROGRAMMING MODE IN WORD DUMP OR DATA VERIFY MODE WITH AUTO INCREMENT





# SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM MODE WITH REPEATED PROG PULSE AND AUTO INCREMENT





#### **FUNCTIONAL DEVIATIONS**

Devices marked with an "E", "F" or "G" have the following errata.

#### 1. Missed Interrupt on P0.7, EXTINT

Interrupts occurring on P0.7 could be missed since the INT\_PEND EXTINT bit may not be set. See techbit MC0893.

2. HSI\_ MODE Divide-by-Eight

#### **REVISION HISTORY**

This data sheet (270909-006) is valid for devices with an "E", "F" or "G" at the end of the top side tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following differences exist between this data sheet (270909-007) and (270909-006).

1. Package prefix variables have changed. These variables are now indicated by "x".

The following differences exist between data sheet 270909-006 and 270909-005.

- Removed "Word Addressable Only" from Port 3 and 4 in Table 2.
- Removed ICC1, active mode current at 3.5 MHz. This specification is not longer required.
- Removed TLLYV and TLLGV from waveform diagrams.
- 4. The HSI errata and CMPL with R0 were removed as this is now considered normal operation.
- 5. The HSI\_MODE divide-by-eight errata was added to the known errata section.

The following differences exist between this data sheet (270909-005) and (270909-004).

- 1.  $I_{TL}$  MAX was 650  $\mu$ A (270909-004). Now  $I_{TL}$  MAX is 800  $\mu$ A (270909-005).
- 2.  $I_{\text{IL}2}$  was named  $I_{\text{IL}1}$  (270909-004). Now  $I_{\text{IL}2}$  is correctly named (270909-005).
- 3.  $I_{IL1}$  was omitted (270909-004).  $I_{IL1}$  MAX was added.  $I_{IL1}$  MAX is 850  $\mu$ A (270909-005).
- T<sub>LLYV</sub> and T<sub>LLGV</sub> (270909-004) were removed. These timings are not required in high-speed system designs.
- An errata was added to the known errata section. There is a possibility to miss an external interrupt on P0.7 EXTINT.

The following differences exist between this data sheet (270909-004) and (270909-003).

- The ROM (80C196KB), and ROMless (83C196KB) were combined with this data sheet resulting in no specification differences.
- The description of the prescalar bit for the A/D has been enhanced.
- 3.  $T_{HAHBV}MIN$  was 15 ns (270909-003). Now  $T_{HAHBV}MIN$  is 20 ns (270909-004).
- T<sub>XHQZ</sub>MAX was 1 TOSC (270909-003). Now T<sub>XHQZ</sub>MAX is 2 TOSC (270909-004). This should have no impact on designs using synchronous serial mode 0.
- 5. The change indicators for the 80C196KB are "E", "F" and "G". Previously there was only one change indicator "E". The change indicator is used for tracking purposes. The change indicator is the last character in the FPO number. The FPO number is the second line on the top side of the device



The following differences exist between (-003) and version (-002).

- The 12 MHz and 16 MHz devices were combined in this data sheet. The 87C196KB 12 MHz only data sheet (272035-001) is now obsolete.
- 2. Changes were made to the format of the data sheet and the SFR descriptions were removed.
- The -002 version of this data sheet was valid for devices marked with a ``B" or a ``D" at the end of the top side tracking number.
- 4. The OSCILLATOR errata was removed.
- 5. An errata was not documented in the -002 data sheet for devices marked with a ``B" or a ``D". This is the DIVIDE DURING HOLD/READY errata. When HOLD or READY is active and DIV/ DIVB is the last instruction in the queue, the divide result may be incorrect.
- 6.  $T_{XCH}$  was changed from Min = 40 ns to Min = 20 ns.
- 7. T<sub>RLCL</sub> was changed from Min = 5 ns to Min = 4 ns
- 9.  $I_{IL1}$  was changed from Max = -6 mA to Max = -7 mA.
- 10.  $T_{\mbox{HAHBV}}$  was changed from Min = -10 ns to Min = -15 ns.

Differences between the -002 and -001 data sheets.

- The -001 version of this data sheet was valid for devices marked with a ``C" at the end of the top side tracking number.
- 2. Added 64L SDIP and 80L QFP packages.
- 3. Added IIH1.
- 4. Changed  $T_{CHWH}$  Min from 10 ns to 5 ns.
- 5. Changed  $T_{CHWH}$  Max from + 10 ns to + 15 ns.
- 6. Changed  $T_{WLWH}$  Min from  $T_{OSC}-20$  ns to  $T_{OSC}-15$  ns.
- 7. Changed  $T_{WHQX}$  Min from  $T_{OSC}-$  10 ns to  $T_{OSC}-$  15 ns.
- 8. Changed  $T_{WHLH}$  Min from  $T_{OSC}-$  10 ns to  $T_{OSC}-$  15 ns.
- 9. Changed  $T_{WHLH}$  Max from  $T_{OSC}\,+\,$  15 ns to  $T_{OSC}\,+\,$  10 ns.
- 10. Changed  $T_{WHBX}$  Min from  $T_{OSC}-$  10 ns to  $T_{OSC}-$  15 ns.
- 11. Changed T<sub>HVCH</sub> Min from 85 ns to 55 ns.
- 12. Remove THVCH Max.
- 13. Changed  $T_{CLHAL}$  Min from 10 ns to 15 ns.
- 14. Changed T<sub>CLHAL</sub> Max from 20 ns to 15 ns.
- 15. Changed  $T_{CLBRL}$  Min from 10 ns to 15 ns.
- 16. Changed T<sub>CLBRL</sub> Max from 20 ns to 15 ns.
- 17. Changed  $T_{HAHAX}$  Min from 10 ns to 15 ns.
- 18. Added HSI description to Functional Deviations.
- Added Oscillator description to Functional Deviations.