

TABLE OF CONTENTS

Features	1
Applications	1
Pin Configuration	1
General Description	1
Revision History	2
Specifications	3
ADR380 Electrical Characteristics	3
ADR381 Electrical Characteristics	4
Absolute Maximum Ratings	5
Thermal Resistance	5
ESD Caution	5
Typical Performance Characteristics	6
Terminology	10

Theory of Operation	11
Device Power Dissipation Considerations	11
Input Capacitor	11
Output Capacitor	11
Applications Information	12
Stacking Reference ICs for Arbitrary Outputs	12
A Negative Precision Reference Without Precision Resistors	12
Precision Current Source	12
Precision High Current Voltage Source	13
Outline Dimensions	14
Ordering Guide	14

REVISION HISTORY

10/10—Rev. B to Rev. C

Deleted Figure 32	14
Changes to Ordering Guide	14

1/09—Rev. A to Rev. B

Updated Format	Universal
Changes to Table 7	5
Changes to Stacking Reference ICs for Arbitrary Outputs Section, Figure 28, and Figure 29	12
Updated Outline Dimensions	14
Changes to Ordering Guide	14

7/04—Rev. 0 to Rev. A

Updated Format	Universal
Changes to Ordering Guide	16
Updated Outline Dimensions	16

SPECIFICATIONS

ADR380 ELECTRICAL CHARACTERISTICS

$V_{IN} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output Voltage	V_{OUT}		2.043	2.048	2.053	V
Initial Accuracy Error	V_{OERR}		–5		+5	mV
			–0.24		+0.24	%
Temperature Coefficient	TCV_{OUT}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $0^\circ\text{C} < T_A < 70^\circ\text{C}$		5 3	25 21	ppm/ $^\circ\text{C}$ ppm/ $^\circ\text{C}$
Minimum Supply Voltage Headroom	$V_{IN} - V_{OUT}$	$I_{LOAD} \leq 3\text{ mA}$		300		mV
Line Regulation	$\Delta V_{OUT}/\Delta V_{IN}$	$V_{IN} = 2.5\text{ V to } 15\text{ V}$, $-40^\circ\text{C} < T_A < +85^\circ\text{C}$		10	25	ppm/V
Load Regulation	$\Delta V_{OUT}/\Delta I_{LOAD}$	$V_{IN} = 3\text{ V}$, $I_{LOAD} = 0\text{ mA to } 5\text{ mA}$, $-40^\circ\text{C} < T_A < +85^\circ\text{C}$			70	ppm/mA
Quiescent Current	I_{IN}	No load $-40^\circ\text{C} < T_A < +85^\circ\text{C}$		100	120 140	μA μA
Voltage Noise	e_N	0.1 Hz to 10 Hz		5		$\mu\text{V p-p}$
Turn-On Settling Time	t_R			20		μs
Long-Term Stability	ΔV_{OUT}	1000 Hrs		50		ppm
Output Voltage Hysteresis	V_{OUT_HYS}			40		ppm
Ripple Rejection Ratio	RRR	$f_{IN} = 60\text{ Hz}$		85		dB
Short Circuit to GND	I_{SC}			25		mA

$V_{IN} = 15.0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output Voltage	V_{OUT}		2.043	2.048	2.053	V
Initial Accuracy Error	V_{OERR}		–5		+5	mV
			–0.24		+0.24	%
Temperature Coefficient	TCV_{OUT}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $0^\circ\text{C} < T_A < 70^\circ\text{C}$		5 3	25 21	ppm/ $^\circ\text{C}$ ppm/ $^\circ\text{C}$
Minimum Supply Voltage Headroom	$V_{IN} - V_{OUT}$	$I_{LOAD} \leq 3\text{ mA}$		300		mV
Line Regulation	$\Delta V_{OUT}/\Delta V_{IN}$	$V_{IN} = 2.5\text{ V to } 15\text{ V}$, $-40^\circ\text{C} < T_A < +85^\circ\text{C}$		10	25	ppm/V
Load Regulation	$\Delta V_{OUT}/\Delta I_{LOAD}$	$V_{IN} = 3\text{ V}$, $I_{LOAD} = 0\text{ mA to } 5\text{ mA}$, $-40^\circ\text{C} < T_A < +85^\circ\text{C}$			70	ppm/mA
Quiescent Current	I_{IN}	No load $-40^\circ\text{C} < T_A < +85^\circ\text{C}$		100	120 140	μA μA
Voltage Noise	e_N	0.1 Hz to 10 Hz		5		$\mu\text{V p-p}$
Turn-On Settling Time	t_R			20		μs
Long-Term Stability	ΔV_{OUT}	1000 Hrs		50		ppm
Output Voltage Hysteresis	V_{OUT_HYS}			40		ppm
Ripple Rejection Ratio	RRR	$f_{IN} = 60\text{ Hz}$		85		dB
Short Circuit to GND	I_{SC}			25		mA

ADR380/ADR381

ADR381 ELECTRICAL CHARACTERISTICS

$V_{IN} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 4.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output Voltage	V_{OUT}		2.494	2.500	2.506	V
Initial Accuracy Error	V_{OERR}		-6		+6	mV
			-0.24		+0.24	%
Temperature Coefficient	TCV_{OUT}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$		5	25	ppm/ $^\circ\text{C}$
		$0^\circ\text{C} < T_A < 70^\circ\text{C}$		3	21	ppm/ $^\circ\text{C}$
Minimum Supply Voltage Headroom	$V_{IN} - V_{OUT}$	$I_{LOAD} \leq 2\text{ mA}$		300		mV
Line Regulation	$\Delta V_{OUT}/DV_{IN}$	$V_{IN} = 2.8\text{ V to } 15\text{ V}$, $-40^\circ\text{C} < T_A < +85^\circ\text{C}$		10	25	ppm/V
Load Regulation	$\Delta V_{OUT}/DI_{LOAD}$	$V_{IN} = 3.5\text{ V}$, $I_{LOAD} = 0\text{ mA to } 5\text{ mA}$, $-40^\circ\text{C} < T_A < +85^\circ\text{C}$			70	ppm/mA
Quiescent Current	I_{IN}	No load		100	120	μA
		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			140	μA
Voltage Noise	e_N	0.1 Hz to 10 Hz		5		$\mu\text{V p-p}$
Turn-On Settling Time	t_R			20		μs
Long-Term Stability	ΔV_{OUT}	1000 Hrs		50		ppm
Output Voltage Hysteresis	V_{OUT_HYS}			75		ppm
Ripple Rejection Ratio	RRR	$f_{IN} = 60\text{ Hz}$		85		dB
Short Circuit to GND	I_{SC}			25		mA

$V_{IN} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 5.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output Voltage	V_{OUT}		2.494	2.500	2.506	V
Initial Accuracy Error	V_{OERR}		-6		+6	mV
			-0.24		+0.24	%
Temperature Coefficient	TCV_{OUT}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$		5	25	ppm/ $^\circ\text{C}$
		$0^\circ\text{C} < T_A < 70^\circ\text{C}$		3	21	ppm/ $^\circ\text{C}$
Minimum Supply Voltage Headroom	$V_{IN} - V_{OUT}$	$I_{LOAD} \leq 2\text{ mA}$		300		mV
Line Regulation	$\Delta V_{OUT}/DV_{IN}$	$V_{IN} = 2.8\text{ V to } 15\text{ V}$, $-40^\circ\text{C} < T_A < +85^\circ\text{C}$		10	25	ppm/V
Load Regulation	$\Delta V_{OUT}/DI_{LOAD}$	$V_{IN} = 3.5\text{ V}$, $I_{LOAD} = 0\text{ mA to } 5\text{ mA}$, $-40^\circ\text{C} < T_A < +85^\circ\text{C}$			70	ppm/mA
Quiescent Current	I_{IN}	No load		100	120	μA
		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			140	μA
Voltage Noise	e_N	0.1 Hz to 10 Hz		5		$\mu\text{V p-p}$
Turn-On Settling Time	t_R			20		μs
Long-Term Stability	ΔV_{OUT}	1000 Hrs		50		ppm
Output Voltage Hysteresis	V_{OUT_HYS}			75		ppm
Ripple Rejection Ratio	RRR	$f_{IN} = 60\text{ Hz}$		85		dB
Short Circuit to GND	I_{SC}			25		mA

ABSOLUTE MAXIMUM RATINGS

Table 6.

Parameter ¹	Rating
Supply Voltage	18 V
Output Short-Circuit Duration to GND	
$V_{IN} > 15\text{ V}$	10 sec
$V_{IN} \leq 15\text{ V}$	Indefinite
Storage Temperature Range	–65°C to +150°C
Operating Temperature Range	–40°C to +85°C
Junction Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 60 Sec)	300°C

¹ Absolute maximum ratings apply at 25°C, unless otherwise noted.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 7.

Package Type	θ_{JA}	Unit
3-Lead SOT-23 (RT)	333	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. ADR380 Output Voltage vs. Temperature




Figure 5. ADR381 Output Voltage Temperature Coefficient




Figure 3. ADR381 Output Voltage vs. Temperature




Figure 6. ADR380 Supply Current vs. Input Voltage




Figure 4. ADR380 Output Voltage Temperature Coefficient




Figure 7. ADR381 Supply Current vs. Input Voltage




Figure 8. ADR380 Load Regulation vs. Temperature




Figure 11. ADR381 Line Regulation vs. Temperature




Figure 9. ADR381 Load Regulation vs. Temperature




Figure 12. ADR380 Minimum Input/Output Differential Voltage vs. Load Current




Figure 10. ADR380 Line Regulation vs. Temperature




Figure 13. ADR381 Minimum Input/Output Differential Voltage vs. Load Current




Figure 14. ADR381 V_{OUT} Hysteresis

02175-014




Figure 17. ADR381 Line Transient Response

02175-017




Figure 15. ADR381 Typical Noise Voltage, 0.1 Hz to 10 Hz

02175-015




Figure 18. ADR381 Line Transient Response

02175-018




Figure 16. ADR381 Typical Noise Voltage, 10 Hz to 10 kHz

02175-016




Figure 19. ADR381 Load Transient Response with $C_L = 0\mu F$

02175-019




Figure 20. ADR381 Load Transient Response with $C_L = 1\text{ nF}$




Figure 21. ADR381 Load Transient Response with $C_L = 100\text{ nF}$




Figure 22. ADR381 Turn-On/Turn-Off Response at 5 V




Figure 23. ADR381 Output Impedance vs. Frequency




Figure 24. ADR380 Long-Term Drift




Figure 25. ADR381 Long-Term Drift

TERMINOLOGY

Temperature Coefficient

The change of output voltage over the operating temperature change and normalized by the output voltage at 25°C, expressed in ppm/°C. The equation follows:

$$TCV_{OUT}[\text{ppm}/^{\circ}\text{C}] = \frac{V_{OUT}(T_2) - V_{OUT}(T_1)}{V_{OUT}(25^{\circ}\text{C}) \times (T_2 - T_1)} \times 10^6$$

where:

$V_{OUT}(25^{\circ}\text{C}) = V_{OUT}$ at 25°C.

$V_{OUT}(T_1) = V_{OUT}$ at Temperature 1.

$V_{OUT}(T_2) = V_{OUT}$ at Temperature 2.

Line Regulation

The change in output voltage due to a specified change in input voltage. It includes the effects of self-heating. Line regulation is expressed in either percent per volt, parts-per-million per volt, or microvolts per volt change in input voltage.

Load Regulation

The change in output voltage due to a specified change in load current. It includes the effects of self-heating. Load regulation is expressed in either microvolts per milliampere, parts-per-million per milliampere, or ohms of dc output resistance.

Long-Term Stability

A typical shift in output voltage over 1000 hours at a controlled temperature. Figure 24 and Figure 25 show a sample of parts measured at different intervals in a controlled environment of 50°C for 1000 hours.

$$\Delta V_{OUT} = V_{OUT}(t_0) - V_{OUT}(t_1)$$

$$\Delta V_{OUT}[\text{ppm}] = \frac{V_{OUT}(t_0) - V_{OUT}(t_1)}{V_{OUT}(t_0)} \times 10^6$$

where:

$V_{OUT}(t_0) = V_{OUT}$ at Time 0.

$V_{OUT}(t_1) = V_{OUT}$ after 1000 hours of operation at a controlled temperature.

Note that 50°C was chosen because most applications run at a higher temperature than 25°C.

Thermal Hysteresis

The change of output voltage after the device is cycled through temperature from +25°C to -40°C to +85°C and back to +25°C. This is a typical value from a sample of parts put through such a cycle.

$$V_{OUT_HYS} = V_{OUT}(25^{\circ}\text{C}) - V_{OUT_TC}$$

$$V_{OUT_HYS}[\text{ppm}] = \frac{V_{OUT}(25^{\circ}\text{C}) - V_{OUT_TC}}{V_{OUT}(25^{\circ}\text{C})} \times 10^6$$

where:

$V_{OUT}(25^{\circ}\text{C}) = V_{OUT}$ at 25°C.

$V_{OUT_TC} = V_{OUT}$ at 25°C after a temperature cycle from +25°C to -40°C to +85°C and back to +25°C.

THEORY OF OPERATION

Band gap references are the high performance solution for low supply voltage and low power voltage reference applications, and the ADR380/ADR381 are no exception. However, the uniqueness of this product lies in its architecture. As shown in Figure 26, the ideal zero TC band gap voltage is referenced to the output, not to ground. The band gap cell consists of the PNP pair Q51 and Q52, running at unequal current densities. The difference in V_{BE} results in a voltage with a positive TC that is amplified by the ratio of $2 \times R58/R54$. This PTAT voltage, combined with the V_{BE} of Q51 and Q52, produce the stable band gap voltage. Reduction in the band gap curvature is performed by the ratio of the two resistors, R44 and R59. Precision laser trimming and other patented circuit techniques are used to further enhance the drift performance.




Figure 26. Simplified Schematic

DEVICE POWER DISSIPATION CONSIDERATIONS

The ADR380/ADR381 are capable of delivering load currents to 5 mA with an input voltage that ranges from 2.8 V (ADR381 only) to 15 V. When this device is used in applications with large input voltages, take care to avoid exceeding the specified maximum power dissipation or junction temperature that may result in premature device failure. Use the following formula to calculate a device's maximum junction temperature or dissipation:

$$P_D = \frac{T_J - T_A}{\theta_{JA}}$$

where:

P_D is the device power dissipation,

T_J and T_A are junction and ambient temperatures, respectively.

θ_{JA} is the device package thermal resistance.

INPUT CAPACITOR

An input capacitor is not required on the ADR380/ADR381. There is no limit for the value of the capacitor used on the input, but a capacitor on the input improves transient response in applications where the load current suddenly increases.

OUTPUT CAPACITOR

The ADR380/ADR381 do not need an output capacitor for stability under any load condition. Using an output capacitor, typically 0.1 μ F, removes any very low level noise voltage and does not affect the operation of the part. The only parameter that degrades by applying an output capacitor is turn-on time. (This varies depending on the size of the capacitor.) Load transient response is also improved with an output capacitor, which acts as a source of stored energy for a sudden increase in load current.

APPLICATIONS INFORMATION

STACKING REFERENCE ICs FOR ARBITRARY OUTPUTS

Some applications may require two reference voltage sources, which are a combined sum of standard outputs. The following circuit shows how this stacked output reference can be implemented:




Figure 27. Stacking Voltage References with the ADR380/ADR381

Two ADR380s or ADR381s are used; the outputs of the individual references are simply cascaded to reduce the supply current. Such configuration provides two output voltages: V_{OUT1} and V_{OUT2} . V_{OUT1} is the terminal voltage of U1, while V_{OUT2} is the sum of this voltage and the terminal voltage of U2. U1 and U2 can be chosen for the two different voltages that supply the required outputs.

While this concept is simple, a precaution is in order. Because the lower reference circuit must sink a small bias current from U2, plus the base current from the series PNP output transistor in U2, the external load of either U1 or R1 must provide a path for this current. If the U1 minimum load is not well-defined, Resistor R1 should be used, set to a value that conservatively passes 600 μA of current with the applicable V_{OUT1} across it. Note that the two U1 and U2 reference circuits are locally treated as macrocells, each having its own bypasses at input and output for optimum stability. Both U1 and U2 in this circuit can source dc currents up to their full rating. The minimum input voltage, V_{IN} , is determined by the sum of the outputs, V_{OUT2} , plus the 300 mV dropout voltage of U2.

A NEGATIVE PRECISION REFERENCE WITHOUT PRECISION RESISTORS

In many current-output CMOS DAC applications where the output signal voltage must be of the same polarity as the reference voltage, it is often required to reconfigure a current-switching DAC into a voltage-switching DAC through the use of a 1.25 V reference, an op amp, and a pair of resistors. Using a current switching DAC directly requires an additional operational amplifier at the output to reinvert the signal. A negative voltage reference is then desirable from the point that an additional operational amplifier is not required for either reinversion

(current-switching mode) or amplification (voltage-switching mode) of the DAC output voltage. In general, any positive voltage reference can be converted into a negative voltage reference through the use of an operational amplifier and a pair of matched resistors in an inverting configuration. The disadvantage to this approach is that the largest single source of error in the circuit is the relative matching of the resistors used.

The circuit in Figure 28 avoids the need for tightly matched resistors with the use of an active integrator circuit. In this circuit, the output of the voltage reference provides the input drive for the integrator. The integrator, to maintain circuit equilibrium, adjusts its output to establish the proper relationship between the reference V_{OUT} and GND. Thus, any negative output voltage desired can be chosen by substituting for the appropriate reference IC. A precaution should be noted with this approach: although rail-to-rail output amplifiers work best in the application, these operational amplifiers require a finite amount (mV) of headroom when required to provide any load current. The choice for the circuit's negative supply should take this issue into account.




Figure 28. Negative Precision Voltage Reference Using No Precision Resistors

PRECISION CURRENT SOURCE

Many times in low power applications, the need arises for a precision current source that can operate on low supply voltages. As shown in Figure 29, the ADR380/ADR381 can be configured as a precision current source. The circuit configuration illustrated is a floating current source with a grounded load. The reference output voltage is bootstrapped across R_{SET} ($R1 + P1$), which sets the output current into the load. With this configuration, circuit precision is maintained for load currents in the range from the reference supply current, typically 90 μA to approximately 5 mA.




Figure 29. Precision Current Source

PRECISION HIGH CURRENT VOLTAGE SOURCE

In some cases, the user may want higher output current delivered to a load and still achieve better than 0.5% accuracy from the ADR380/ADR381. The accuracy for a reference is normally specified on the data sheet with no load. However, the output voltage changes with load current.

The circuit in Figure 30 provides high current without compromising the accuracy of the ADR380/ADR381. By op amp action, V_{OUT} follows V_{REF} with very low drop in R_1 . To maintain circuit equilibrium, the op amp also drives the N-Channel MOSFET Q1 into saturation to maintain the current needed at different loads. R_2 is optional to prevent oscillation at Q1. In such an approach, hundreds of milliamps of load current can be achieved, and the current is limited by the thermal limitation of Q1. $V_{IN} = V_{OUT} + 300 \text{ mV}$.





Figure 30. ADR380/ADR381 for Precision High Current Voltage Source

02/17/03

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS TO-236-AB
Figure 31. 3-Lead Small Outline Transistor Package [SOT-23-3]
(RT-3)
Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding ²	Output Voltage	Ordering Quantity
ADR380ARTZ-REEL7	−40°C to +85°C	3-Lead SOT-23	RT-3	R2D	2.048	3,000
ADR381ARTZ-R2	−40°C to +85°C	3-Lead SOT-23	RT-3	R3A	2.500	250
ADR381ARTZ-REEL7	−40°C to +85°C	3-Lead SOT-23	RT-3	R3A#	2.500	3,000

¹ Z = RoHS Compliant Part, # denotes RoHS compliant product may be top or bottom marked.
² Prior to Date Code 0542, the ADR380ARTZ-REEL7 parts were branded with R2A without the #.

NOTES

NOTES