# ADG431/ADG432/ADG433—SPECIFICATIONS<sup>1</sup>

**Dual Supply** ( $V_{DD} = +15 \text{ V} \pm 10\%$ ,  $V_{SS} = -15 \text{ V} \pm 10\%$ ,  $V_L = +5 \text{ V} \pm 10\%$ , GND = 0 V, unless otherwise noted.)

	B Version			
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$V_{ m DD}$ to $V_{ m SS}$	V	
$R_{ON}$	17	1 DD 11 1 33	$\Omega$ typ	$V_D = \pm 8.5 \text{ V}, I_S = -10 \text{ mA};$
	24	26	$\Omega$ max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
$R_{ON}$ vs. $V_D$ ( $V_S$ )	15		% typ	
R <sub>ON</sub> Drift	0.5		%/°C typ	
R <sub>ON</sub> Match	5		% typ	$V_D = 0 \text{ V}, I_S = -10 \text{ mA}$
LEAKAGE CURRENTS				$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.05		nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \mp 15.5 \text{ V};$
	±0.25	±2	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.05		nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \mp 15.5 \text{ V};$
	±0.25	±2	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.1		nA typ	$V_D = V_S = \pm 15.5 \text{ V};$
	±0.35	±3	nA max	Test Circuit 3
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current	2 22 5			
$I_{INL}$ or $I_{INH}$	0.005	10.02	μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
C. Digital Innut Canaditanas	9	±0.02	μA max	
C <sub>IN</sub> Digital Input Capacitance	9		pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>				$V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}$
$t_{ON}$	90		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	60	165	ns max	$V_S = \pm 10 \text{ V}$ ; Test Circuit 4
$t_{\mathrm{OFF}}$	60	130	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_S = \pm 10 V$ ; Test Circuit 4
Break-Before-Make Time Delay, t <sub>D</sub>	25	150	ns max ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
(ADG433 Only)	23		ns typ	$V_{S1} = V_{S2} = +10 \text{ V};$
(IDC 199 Ciny)				Test Circuit 5
Charge Injection	5		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF};$
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			r - Jr	Test Circuit 6
OFF Isolation	68		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz$
				Test Circuit 7
Channel-to-Channel Crosstalk	85		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz$
			_	Test Circuit 8
$C_{S}$ (OFF)	9		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	9		pF typ	f = 1 MHz
$C_D, C_S (ON)$	35		pF typ	f = 1 MHz
POWER REQUIREMENTS				$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$ Digital Inputs = 0 V or 5 V
$I_{\mathrm{DD}}$	0.0001		μA typ	_
	0.1	0.2	μA max	
$I_{SS}$	0.0001		μA typ	
_	0.1	0.2	μA max	
${ m I_L}$	0.0001		μA typ	
n n' '	0.1	0.2	μA max	
Power Dissipation		7.7	μW max	

NOTES

-2- REV. C

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

## Single Supply ( $V_{DD}$ = 12 V $\pm$ 10%, $V_{SS}$ = 0 V, $V_L$ = 5 V $\pm$ 10%, GND = 0 V, unless otherwise noted)

	BV	ersion		
<b>.</b>		-40°C to	** *	<b>T</b>
Parameter	+25°C	+85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$0~\mathrm{V}$ to $\mathrm{V}_{\mathrm{DD}}$	V	
$R_{ON}$	28		Ω typ	$0 < V_D < 8.5 \text{ V}, I_S = -10 \text{ mA};$
	42	45	Ω max	$V_{\rm DD} = 10.8 \text{ V}$
$R_{ON}$ vs. $V_D$ ( $V_S$ )	20		% typ	
R <sub>ON</sub> Drift	0.5		%/°C typ	
R <sub>ON</sub> Match	5		% typ	$V_D = 0 \text{ V}, I_S = -10 \text{ mA}$
LEAKAGE CURRENTS				$V_{DD} = 13.2 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.04		nA typ	$V_D = 12.2/1 \text{ V}, V_S = 1/12.2 \text{ V};$
20 miles 211 20 mings 13 (211)	±0.25	±2	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.04	_ <b>-</b>	nA typ	$V_D = 12.2/1 \text{ V}, V_S = 1/12.2 \text{ V};$
Drain Off Leakage in (Off)	±0.25	±2	nA max	Test Circuit 2
Channel ON Leakage ID, Is (ON)	±0.25 ±0.01	<u> </u>	nA typ	$V_D = V_S = 12.2 \text{ V/1 V};$
Chamilei ON Leakage ID, 18 (ON)	$\pm 0.01$ $\pm 0.3$	±3	nA typ	$V_D - V_S - 12.2 \text{ V/I V},$ Test Circuit 3
	10.5	13	IIA IIIax	Test Circuit 5
DIGITAL INPUTS		2.4	***	
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.01$	μA max	
C <sub>IN</sub> Digital Input Capacitance	9		pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>				$V_{\rm DD} = 12 \text{ V}, V_{\rm SS} = 0 \text{ V}$
$t_{ON}$	165		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
		240	ns max	V <sub>S</sub> = 8 V; Test Circuit 4
$t_{ m OFF}$	60		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
Off		115	ns max	$V_S = 8 \text{ V}$ ; Test Circuit 4
Break-Before-Make Time Delay, t <sub>D</sub>	25	113	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
(ADG433 Only)	-3		lio typ	$V_{S1} = V_{S2} = 10 \text{ V}$ ; Test Circuit 5
Charge Injection	25		pC typ	$V_{S} = 0 \text{ V}, R_{S} = 0 \Omega, C_{L} = 10 \text{ nF};$
Charge Injection			potyp	Test Circuit 6
OFF Isolation	68		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
OTT Isolation			dD typ	Test Circuit 7
Channel-to-Channel Crosstalk	85		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
Chamier-to-Chamier Crosstaik	65		ub typ	
C (OFF)			nE tron	Test Circuit 8
$C_{\rm S}$ (OFF)	9		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	9		pF typ	f = 1 MHz
$C_D, C_S (ON)$	35		pF typ	f = 1 MHz
POWER REQUIREMENTS				$V_{\rm DD} = 13.2 \text{ V}$
				Digital Inputs = 0 V or 5 V
$I_{ m DD}$	0.0001		μA typ	
	0.03	0.1	μA max	
$ m I_L$	0.0001		μA typ	
	0.03	0.1	μA max	$V_{L} = 5.25 \text{ V}$
Power Dissipation		1.9	μW max	

#### NOTES

Specifications subject to change without notice.

#### Truth Table (ADG431/ADG432)

ADG431 In	ADG432 In	Switch Condition
0	1	ON
1	0	OFF

#### Truth Table (ADG433)

Logic	Switch 1, 4	Switch 2, 3
0	OFF	ON
1	ON	OFF

REV. C -3-

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not subject to production test.

#### ABSOLUTE MAXIMUM RATINGS

$(T_A = 25^{\circ}C \text{ unless otherwise noted.})$
$V_{DD}$ to $V_{SS}$
$V_{DD}$ to GND0.3 V to +25 V
$V_{SS}$ to GND +0.3 V to -25 V
$V_L$ to GND
Analog, Digital Inputs <sup>2</sup> $V_{SS}$ – 2 V to $V_{DD}$ + 2 V or
30 mA, Whichever Occurs First
Continuous Current, S or D
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle max)
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature
•

Plastic Package, Power Dissipation 470 mW
$\theta_{JA}$ , Thermal Impedance
Lead Temperature, Soldering (10 sec) 260°C
SOIC Package, Power Dissipation 600 mW
$\theta_{IA}$ , Thermal Impedance
Lead Temperature, Soldering
Vapor Phase (60 sec)
Infrared (15 sec)

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.


<sup>2</sup>Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG431/ADG432/ADG433 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## PIN CONFIGURATION (DIP/SOIC)



#### **ORDERING GUIDE**

Model	Temperature Range	Package Option <sup>1</sup>
ADG431BN ADG431BR ADG431ABR ADG432BN ADG432BR ADG432ABR ADG433BN ADG433BR	-40°C to +85°C -40°C to +85°C	N-16 R-16A R-16A <sup>2</sup> N-16 R-16A R-16A <sup>2</sup> N-16 R-16A
ADG433ABR	−40°C to +85°C	R-16A <sup>2</sup>

#### NOTES

<sup>1</sup>N = Plastic DIP; R = 0.15" Small Outline IC (SOIC).


#### **TERMINOLOGY**

$ m V_{DD}$	Most positive power supply potential.	$C_{S}$ (OFF)	"OFF" switch source capacitance.
$V_{SS}$	Most negative power supply potential in dual	$C_D$ (OFF)	"OFF" switch drain capacitance.
	supplies. In single supply applications, it may be	$C_D$ , $C_S$ (ON)	"ON" switch capacitance.
	connected to GND.	$C_{IN}$	Input Capacitance to ground of a digital input.
$ m V_L$	Logic power supply (5 V).	$t_{ON}$	Delay between applying the digital control input
GND	Ground (0 V) reference.		and the output switching on.
S	Source terminal. May be an input or output.	$t_{OFF}$	Delay between applying the digital control input
D	Drain terminal. May be an input or output.		and the output switching off.
IN	Logic control input.	$t_{\mathrm{D}}$	"OFF" time or "ON" time measured between the
$R_{ON}$	Ohmic resistance between D and S.		90% points of both switches, when switching
$R_{ON}$ vs. $V_D$ ( $V_S$ )	The variation in R <sub>ON</sub> due to a change in the ana-		from one address state to another.
	log input voltage with a constant load current.	Crosstalk	A measure of unwanted signal which is coupled
R <sub>ON</sub> Drift	Change in R <sub>ON</sub> vs. temperature.		through from one channel to another as a result
R <sub>ON</sub> Match	Difference between the R <sub>ON</sub> of any two switches.		of parasitic capacitance.
$I_S$ (OFF)	Source leakage current with the switch "OFF."	Off Isolation	A measure of unwanted signal coupling through an
$I_D$ (OFF)	Drain leakage current with the switch "OFF."		"OFF" switch.
$I_D, I_S (ON)$	Channel leakage current with the switch "ON."	Charge	A measure of the glitch impulse transferred from the
$V_D(V_S)$	Analog voltage on terminals D, S.	Injection	digital input to the analog output during switching.


-4- REV. C

<sup>&</sup>lt;sup>2</sup>Trench isolated, latch-up proof parts. See Trench Isolation section.


### Typical Performance Characteristics—ADG431/ADG432/ADG433




TPC 1. On Resistance as a Function of  $V_D$  ( $V_S$ ) Dual Supplies




TPC 2. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures




TPC 3. Leakage Currents as a Function of Temperature



TPC 4. On Resistance as a Function of  $V_D$  ( $V_S$ ) Single Supply




TPC 5. Supply Current vs. Input Switching Frequency




TPC 6. Leakage Currents as a Function of  $V_D$  ( $V_S$ )

REV. C \_5\_



TPC 7. Off Isolation vs. Frequency



TPC 8. Crosstalk vs. Frequency

#### TRENCH ISOLATION

In the ADG431A, ADG432A and ADG433A, an insulating oxide layer (trench) is placed between the NMOS and PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, the result being a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors from a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode becomes forward biased. A silicon-controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current which, in turn, leads to latch up. With trench isolation, this diode is removed, the result being a latch-up proof switch.




Figure 1. Trench Isolation

#### **APPLICATION**

Figure 2 illustrates a precise, fast sample-and-hold circuit. An AD845 is used as the input buffer while the output operational amplifier is an AD711. During the track mode, SW1 is closed and the output  $V_{\rm OUT}$  follows the input signal  $V_{\rm IN}$ . In the hold mode, SW1 is opened and the signal is held by the hold capacitor  $C_{\rm H}$ .

Due to switch and capacitor leakage, the voltage on the hold capacitor will decrease with time. The ADG431/ADG432/ ADG433 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically 30  $\mu V/\mu s$ .

A second switch SW2, which operates in parallel with SW1, is included in this circuit to reduce pedestal error. Since both switches will be at the same potential, they will have a differential effect on the op amp AD711 which will minimize charge injection effects. Pedestal error is also reduced by the compensation network  $R_{\rm C}$  and  $C_{\rm C}$ . This compensation network also reduces the hold time glitch while optimizing the acquisition time. Using the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the  $\pm 10$  V input range. Both the acquisition and settling times are 850 ns.






Figure 2. Fast, Accurate Sample-and-Hold

-6- REV. C


### **Test Circuits**




Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage




Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay



Test Circuit 6. Charge Injection




Test Circuit 7. Off Isolation



Test Circuit 8. Channel-to-Channel Crosstalk

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



## ADG431/ADG432/ADG433—Revision History

Location	Page
Data Sheet changed from REV. B to REV. C.	
Changes to Specifications Table (Dual Supply)	2
Changes to Specifications Table (Single Supply)	3
Changes to Absolute Maximum Ratings	4
Changes to Ordering Guide	4
16-Lead Cerdip deleted from Outline Dimensions	8